



(51) International Patent Classification:

H01L 27/06 (2006.01) *H01L 43/08* (2006.01)
H01L 27/102 (2006.01) *H01L 45/00* (2006.01)

(21) International Application Number:

PCT/US2017/053850

(22) International Filing Date:

27 September 2017 (27.09.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).

(72) Inventors; and


(71) Applicants: **MAJHI, Prashant** [IN/US]; 1754 Indigo Oak Lane, San Jose, California 95121 (US). **KARPOV, Elijah V.** [US/US]; 3964 NW Brookview Way, Portland, Oregon 97229 (US). **DOYLE, Brian S.** [IE/US]; 11156 NW Montreux Lane, Portland, Oregon 97229 (US). **PILLARISET-**

TY, Ravi [US/US]; 925 NW Hoyt Street Apt. 226, Portland, Oregon 97209 (US). **SHARMA, Abhishek A.** [IN/US]; 1091 NE Orenco Station Parkway E317, Hillsboro, Oregon 97124 (US).

(74) Agent: **BRASK, Justin K.** et al.; SCHWABE, WILLIAMSON & WYATT, P.C., 1211 SW 5th, Ste 1900, Portland, Oregon 97204 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(54) Title: DOUBLE SELECTOR ELEMENT FOR LOW VOLTAGE BIPOLAR MEMORY DEVICES

**FIG. 3**

(57) Abstract: Embedded non-volatile memory structures having double selector elements are described. In an example, a memory device includes a word line. A double selector element is above the word line. The double selector element includes a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer. A bipolar memory element is above the word line. A conductive electrode is between the double selector element and the bipolar memory element. A bit line is above the word line.



(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

DOUBLE SELECTOR ELEMENT FOR LOW VOLTAGE BIPOLAR MEMORY DEVICES

TECHNICAL FIELD

5 Embodiments of the disclosure are in the field of integrated circuit structures and, in particular, double selector elements for low voltage bipolar memory devices.

BACKGROUND

10 For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased functionality. The drive for ever-more functionality, however, is not without issue. It has become increasingly
15 significant to rely heavily on innovative fabrication techniques to meet the exceedingly tight tolerance requirements imposed by scaling.

 Embedded memory with non-volatile memory devices, e.g., on-chip embedded memory with non-volatility can enable energy and computational efficiency. A non-volatile memory device such as magnetic tunnel junction (MTJ) memory device or resistive random access
20 memory (RRAM) device is coupled with selector element to form a memory cell. A large collection of memory cells forms a key component of non-volatile embedded memory. However, with scaling of memory devices, the technical challenges of assembling a vast number of memory cells presents formidable roadblocks to commercialization of this technology today.

BRIEF DESCRIPTION OF THE DRAWINGS

25 Figure 1 illustrates a cross-sectional view of a single selector element, and a corresponding I-V plot.

 Figure 2 illustrates a cross-sectional view of another single selector element, and a corresponding I-V plot.

30 Figure 3 illustrates a cross-sectional view of a double selector element, and a corresponding I-V plot, in accordance with an embodiment of the present disclosure.

 Figure 4A illustrates a cross-sectional illustration of a memory cell disposed above a substrate, in accordance with an embodiment of the present disclosure.

 Figure 4B illustrates a plan view of the memory cell of Figure 4A.

35 Figure 4C illustrates a cross-sectional illustration of a memory cell, in accordance with an embodiment of the present disclosure.

Figure 4D illustrates a cross-sectional view of a memory cell that includes a bipolar memory element such as a resistive random access memory (RRAM) device disposed above the conductive electrode, in accordance with an embodiment of the present disclosure.

Figure 4E illustrates a cross-sectional view of a memory cell that includes a bipolar
5 memory element such as a magnetic tunnel junction (MTJ) memory device disposed above a conductive electrode, in accordance with an embodiment of the present disclosure.

Figure 5A illustrates a cross-sectional view of stacked memory cells that share a common word line, in accordance with an embodiment of the present disclosure.

Figure 5B illustrates a cross-sectional view of stacked memory cells where a first double
10 selector element of a first memory cell shares a common word line with a second double selector element of a second memory cell, in accordance with an embodiment of the present disclosure.

Figure 5C illustrates a cross-sectional view of stacked memory cells where a first memory element of a first memory cell shares a common word line with a second memory element of a second memory cell, in accordance with an embodiment of the present disclosure.

Figure 5D illustrates a cross-sectional view of stacked memory cells that share a common
15 word line, in accordance with an embodiment of the present disclosure.

Figure 5E illustrates a plan view of the memory cell along the direction A-A' in Figure
5A.

Figure 5F illustrates a plan view of the memory cell, along the direction B-B' in Figure
20 5A.

Figures 6A-6F illustrate cross-sectional views representing various operations in a method of fabricating a memory cell, where:

Figure 6A illustrates a word line formed in an opening in a dielectric layer formed above a substrate.

Figure 6B illustrates the structure of Figure 6A following the formation of a double
25 selector material layer stack, a conductive electrode layer and a bipolar memory material layer stack.

Figure 6C illustrates the structure of Figure 6B following the patterning of the bipolar memory material layer stack and the conductive electrode layer.

Figure 6D illustrates the structure of Figure 6C following the patterning of the double
30 selector material layer stack.

Figure 6E illustrates the structure of Figure 6D following the formation of a second dielectric layer on the word line and on the dielectric layer and on the active memory device.

Figure 6F illustrates a bit line formed on the uppermost surface of the memory element
35 and on the uppermost surface of the second dielectric layer to complete formation of a memory cell.

Figures 7A and 7B are top views of a wafer and dies that include one or more embedded non-volatile memory structures having a double selector element, in accordance with one or more of the embodiments disclosed herein.

Figure 8 illustrates a block diagram of an electronic system, in accordance with an embodiment of the present disclosure.

Figure 9 is a cross-sectional side view of an integrated circuit (IC) device assembly that may include one or more embedded non-volatile memory structures having a double selector element, in accordance with one or more of the embodiments disclosed herein.

Figure 10 illustrates a computing device in accordance with one implementation of an embodiment of the disclosure.

DESCRIPTION OF THE EMBODIMENTS

Double selector elements for low voltage bipolar memory devices are described. In the following description, numerous specific details are set forth, such as specific material and structural regimes, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known features, such as single or dual damascene processing, are not described in detail in order to not unnecessarily obscure embodiments of the present disclosure. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale. In some cases, various operations will be described as multiple discrete operations, in turn, in a manner that is most helpful in understanding the present disclosure, however, the order of description should not be construed to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation.

Certain terminology may also be used in the following description for the purpose of reference only, and thus are not intended to be limiting. For example, terms such as “upper”, “lower”, “above”, “below”, “bottom”, and “top” refer to directions in the drawings to which reference is made. Terms such as “front”, “back”, “rear”, and “side” describe the orientation and/or location of portions of the component within a consistent but arbitrary frame of reference which is made clear by reference to the text and the associated drawings describing the component under discussion. Such terminology may include the words specifically mentioned above, derivatives thereof, and words of similar import.

Embodiments described herein may be directed to front-end-of-line (FEOL) semiconductor processing and structures. FEOL is the first portion of integrated circuit (IC) fabrication where the individual devices (e.g., transistors, capacitors, resistors, etc.) are patterned

in the semiconductor substrate or layer. FEOL generally covers everything up to (but not including) the deposition of metal interconnect layers. Following the last FEOL operation, the result is typically a wafer with isolated transistors (e.g., without any wires).

Embodiments described herein may be directed to back end of line (BEOL)

5 semiconductor processing and structures. BEOL is the second portion of IC fabrication where the individual devices (e.g., transistors, capacitors, resistors, etc.) are interconnected with wiring on the wafer, e.g., the metallization layer or layers. BEOL includes contacts, insulating layers (dielectrics), metal levels, and bonding sites for chip-to-package connections. In the BEOL part of the fabrication stage contacts (pads), interconnect wires, vias and dielectric structures are
10 formed. For modern IC processes, more than 10 metal layers may be added in the BEOL.

Embodiments described below may be applicable to FEOL processing and structures, BEOL processing and structures, or both FEOL and BEOL processing and structures. In particular, although an exemplary processing scheme may be illustrated using a FEOL processing scenario, such approaches may also be applicable to BEOL processing. Likewise,
15 although an exemplary processing scheme may be illustrated using a BEOL processing scenario, such approaches may also be applicable to FEOL processing.

One or more embodiments described herein are directed to material stacks including two separate selector material layers of differing composition for use as a double (2S) selector element for a non-volatile memory device (1R). Embodiments may pertain to or include three-
20 dimensional (3D) cross-point arrays, embedded non-volatile memory (eNVM), and selectors for eNVM. Approaches described herein may be implemented to realize high performance highly scaled eNVM cells, and potentially increase monolithic integration of eNVM in system-on-chips (SoCs) of future technology nodes. Approaches may be implemented to fabricate a high density and high performance cross-point memory cell, increasing the potential of using scaled resistive
25 memory cells for future eNVM applications.

To provide context, non-volatile memory devices such as a magnetic tunnel junction (MTJ) memory device or a resistive random access memory (RRAM) device depend on a phenomenon of resistance switching to store information. The non-volatile memory device functions as a variable resistor where the resistance of the device may switch between a high
30 resistance state and a low resistance state. A non-volatile memory device may be coupled with a selector element to form a memory cell. The selector may be a volatile switching element that is placed in series with the non-volatile memory device. A large collection of such memory cells forms a key component of non-volatile embedded memory. Operating a memory cell including a selector and a non-volatile memory element may require sufficiently low threshold selector turn-
35 on voltages (e.g. less than or equal to 1V) in order to minimize power consumption.

In accordance with one or more embodiments of the present disclosure, a double selector

element is used together with a memory element. The double selector element includes a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer. In an embodiment, a bipolar memory element is coupled to the double selector element. In an embodiment, the bipolar memory element includes a non-volatile memory device such as a magnetic tunnel junction (MTJ) memory device or a resistive random access memory (RRAM) device. The bipolar memory element may be designed to operate at sufficiently low voltages such as 1V or less. In an embodiment, the total voltage requirement for operation of the memory cell including the double selector element and the non-volatile memory element is less than 2V. In an embodiment, a conductive electrode is disposed between the double selector element and the bipolar memory element. The memory cell further includes a bit line disposed above the selector element. In an embodiment, a large collection of memory cells each including a double selector element and a bipolar memory element are utilized to form a non-volatile memory array. The non-volatile memory array formed by a memory cell at each intersection of a word line and a bit line is, herein, referred to as a non-volatile cross-point memory array. A non-volatile cross-point memory array can offer significant advantages for scaling to achieve high density memory.

In accordance with one or more embodiments of the present disclosure, high density 4F2 embedded memory based on two selector (2S)/one resistor (1R) cell cross-point structures is described. It is to be appreciated that for state-of-the-art one selector/one resistor (1S1R) structures, it may be very challenging to find an appropriate selector with device characteristics suitable to integrate with, e.g., an RRAM memory to avoid read/write disturbs. By contrast, in an embodiment, integration of two selectors with different characteristics is described, where the integrated selector characteristics become compatible with, e.g., an RRAM memory to avoid program/erase disturbs and improve functionality and yield.

To demonstrate concepts described herein, challenges with state-of-the-art 1S1R for two different types of selectors (e.g., based on the threshold voltages) are described below in association with Figures 1 and 2. As a first example of a state-of-the-art selector stack, Figure 1 illustrates a cross-sectional view of a single selector element, and a corresponding I-V plot.

Referring to Figure 1, a 1S1R stack 150 includes a non-volatile memory stack (M) 152 and a single selector (S(i)) 154 with intervening conductive electrodes (shaded regions above, between, and below 152 and 154). In this case, the voltage threshold for selector switching (SW) is about the same as the threshold voltage (V_{th}) of the memory stack (M) 152. The IV curve illustrates the 1S1R stack 150 in operation.

As a second example of a state-of-the-art selector stack, Figure 2 illustrates a cross-sectional view of another single selector element, and a corresponding I-V plot. Referring to

Figure 2, a 1S1R stack 250 includes a non-volatile memory stack (M) 252 and a single selector (S(i)) 254 with intervening conductive electrodes (shaded regions above, between, and below 252 and 254). In this case, the voltage threshold for selector switching (SW) is greater than the threshold voltage (V_{th}) of the memory stack (M) 252. The IV curve 200 illustrates the 1S1R stack 250 in operation.

Referring collectively to Figures 1 and 2, depending on the selector characteristics (e.g., switching voltage) the 1S1R cell 150 or 250 exhibits acceptable inhibit characteristics, or acceptable read window (e.g., signal to noise) characteristics, or acceptable low disturb characteristics. However, neither stack 150 or 250 exhibits acceptable characteristics for all three parameters. Furthermore, snap-back related parasitic discharge issues may arise in either case.

In an embodiment, a 2S/1R stack is described which may exhibit one or more of the following advantages: the ability to tune for high write/read and inhibit margins by placing selector voltage thresholds in series, minimized variability, or controlled overshoot from snap-back. In contrast to Figures 1 and 2, Figure 3 illustrates a cross-sectional view of a double selector element, and a corresponding I-V plot, in accordance with an embodiment of the present disclosure.

Referring to Figure 3, a 2S1R stack 350 includes a non-volatile memory stack (M) 352, a first selector (S(i)) 356, and an intervening second selector 354. Intervening conductive electrodes (shaded regions above, between, and below 352, 354 and 356) are also depicted. The expected integrated simulated IV curve 300 illustrates the 2S1R stack 350 in operation.

Referring collectively to Figures 1-3, in an embodiment, the integration of different selectors in series enables engineering of an integrated 2S-1R memory cell for successful programming and read. As shown in Figures 1 and 2, a relatively wider read-window is demonstrated for a 1S1R cell. Additionally, the write and read inhibit conditions exhibit very low leakage for a 1S1R cell. Implementing a 2S1R cell provides the opportunity to exploit such 1S1R characteristics but for integrated higher density arrays with high yield (e.g., due to the larger operation window, despite variability). Implementation of a 2S1R cell may improve performance and reliability of cross-point RRAM memory cells (or other e-NVM cells, such as STTM-based cells). It is to be appreciated that the feasibility may depend on the ability to engineer the individual selector characteristics that are serially connected in the 2S1R structure. In one embodiment, individual selector characteristics can be tuned to provide targeted integrated selector and memory characteristics for 2S1R. As described below, various process routes or architectures can be implemented to integrate the 2S+1R for high density cross-point arrays.

In an exemplary implementation, Figure 4A illustrates a cross-sectional illustration of a

memory cell 400 disposed above a substrate 450. The memory cell 400 includes a word line 402 disposed above the substrate. In an embodiment, a double selector element 404 is disposed above the word line. In an embodiment, a conductive electrode 406 is disposed on the double selector element 404. In an embodiment, a bipolar memory element 408 is disposed above the conductive electrode 406, and a bit line 410 is disposed above the bipolar memory element 408.

In an embodiment, the double selector element includes a first selector material layer 404A and a second selector material layer 404B. An intervening conductive layer 404C, which may be referred to as an intervening electrode layer, is between the first 404A and second 404B selector material layers. The first 404A and second 404B selector material layers are different in composition from one another.

In a first example of suitable selector materials, in an embodiment, one or both of the first selector material layer 404A and the second selector material layer 404B includes a phase change material.

In an embodiment, the phase change material exhibits at least two different states or extents of crystallinity. In an embodiment, the phase change material includes Ge and Te. In one such embodiment, the phase change material further includes Sb. In an embodiment, the phase change material includes a ternary alloy of Ge, Te and Sb such as $\text{Ge}_2\text{Sb}_2\text{Te}_5$. In an embodiment, the phase change material includes a binary alloy, ternary alloy or a quaternary alloy including at least one of Te, Se, or S. In an embodiment, the phase change material includes a binary alloy, ternary alloy or a quaternary alloy which includes at least one of Te, Se, or S, where said alloy further includes one element from the group V periodic table such as Sb. In an embodiment, the dopant concentration is between 5% and 20% of the total composition of the phase change material. In an embodiment, the phase change material exhibits at least two different states, amorphous and crystalline with marked differences in electrical resistance. In an embodiment, the phase change material is in an amorphous state for application as a volatile selector element. In an embodiment, the selector element 104 has a thickness between 20 nanometers – 60 nanometers.

In a second example of suitable selector materials, in an embodiment, one or both of the first selector material layer 404A and the second selector material layer 404B includes an insulator metal transition material layer.

In an embodiment, the insulator metal transition material layer is selected from the group consisting of a vanadium oxide material and a niobium oxide material. In an embodiment, the insulator metal transition material layer is a single crystalline material. In another embodiment, the insulator metal transition material layer is an amorphous or a polycrystalline material.

In a third example of suitable selector materials, in an embodiment, one or both of the first selector material layer 404A and the second selector material layer 404B includes a

semiconducting oxide material.

In an embodiment, the semiconducting oxide material layer is one such as, but not limited to, indium gallium zirconium oxide (IGZO), tin oxide, antimony oxide, indium oxide, indium tin oxide, titanium oxide, zinc oxide, indium zinc oxide, gallium oxide, titanium oxynitride,

5 ruthenium oxide, or tungsten oxide. In one embodiment, an IGZO layer is used and has a gallium to indium ratio of 1:1, a gallium to indium ratio greater than 1 (e.g., 2:1, 3:1, 4:1, 5:1, 6:1, 7:1, 8:1, 9:1, or 10:1), or a gallium to indium ratio less than 1 (e.g., 1:2, 1:3, 1:4, 1:5, 1:6, 1:7, 1:8, 1:9, or 1:10). A low indium content IGZO may refer to IGZO having more gallium than indium (e.g., with a gallium to indium ratio greater than 1:1), and may also be referred to as high
10 gallium content IGZO. Similarly, low gallium content IGZO may refer to IGZO having more indium than gallium (e.g., with a gallium to indium ratio less than 1:1), and may also be referred to as high indium content IGZO.

It is to be appreciated that the first selector material layer 404A and the second selector material layer 404B need not be of the same material type. In an embodiment, one of the first
15 selector material layer 404A and the second selector material layer 404B includes a phase change material, and the other of the first selector material layer 404A and the second selector material layer 404B includes an insulator metal transition material layer. In another embodiment, one of the first selector material layer 404A and the second selector material layer 404B includes a phase change material, and the other of the first selector material layer 404A and the second
20 selector material layer 404B includes a semiconducting oxide material. In another embodiment, one of the first selector material layer 404A and the second selector material layer 404B includes an insulator metal transition material, and the other of the first selector material layer 404A and the second selector material layer 404B includes a semiconducting oxide material.

25 In an embodiment, the intervening conductive layer 404C includes a material selected from the group consisting of WN, TiN, TaN, W, Ti, Ta and Ru. In an embodiment, the intervening conductive layer 404C has a thickness between 1 nanometer and 5 nanometers.

In an embodiment, the conductive electrode 406 is disposed on the double selector element 404. In an embodiment, the conductive electrode 406 includes a material selected from
30 the group consisting of WN, TiN, TaN, W, Ti, Ta and Ru. In an embodiment, the conductive electrode 406 has a thickness between 5 nanometers and 10 nanometers.

In an embodiment, the memory device 408 includes a magnetic tunnel junction (MTJ) memory device as will be described in greater detail below in association with Figure 4D. In an embodiment, the memory device 408 includes a resistive random access memory (RRAM)
35 device as will be described in greater detail below in association with Figure 4E.

Figure 4B illustrates a plan view of the memory cell 400. In an embodiment, the word

line 402 and the bit line 410 are arranged in an orthogonal manner. An outline 412 of the double selector element 404, conductive electrode 406 and bipolar memory element 408, relative to the bit line 410 and the word line 102 is also illustrated in Figure 4B. In an embodiment, the double selector element 404, the conductive electrode 406 and the bipolar memory element 408 are spatially confined to an intersection between the word line 402 and the bit line 408, which may be referred to as a cross point memory cell.

Figure 4C illustrates a cross-sectional illustration of a memory cell 400C where the bipolar memory element 408 is disposed on the word line 402, a conductive electrode 406 is disposed on the bipolar memory element 408, and a double selector element 404 is disposed above the conductive electrode 406.

Figure 4D illustrates a cross-sectional view of a memory cell 400D that includes a bipolar memory element such as a resistive random access memory (RRAM) device 420 disposed above the conductive electrode 406. In an embodiment, the RRAM device 420 includes a bottom electrode 422, a switching layer 424 including a metal oxide disposed on the bottom electrode 422, an oxygen exchange layer 426 disposed on the switching layer 424, and a top electrode 430 disposed on the oxygen exchange layer 426.

Figure 4E illustrates a cross-sectional view of a memory cell 400E that includes a bipolar memory element such as a magnetic tunnel junction (MTJ) memory device 450 disposed above a conductive electrode 406. In an embodiment, the MTJ device 450 includes a bottom electrode 451 disposed above the conductive electrode 406, a fixed magnet 454 disposed above the bottom electrode 451, a tunnel barrier 456 such as an MgO layer disposed on the fixed magnet 454, a free magnet 458 disposed on the tunnel barrier 456, and a top electrode 460 disposed on the free magnet 458.

In another example, Figure 5A illustrates a cross-sectional view of stacked memory cells 500 that shares a common word line. In an embodiment, the stacked memory cells include a first bit line 502, a memory cell 504 on the first bit line 502. In an embodiment, the first memory cell 504 includes a first double selector element 506 on the first bit line 506, a first conductive electrode 508 disposed on the first double selector element 506, and a first bipolar memory element 510 disposed on the first conductive electrode 508. A word line 512 is disposed on the first memory cell 504.

In an embodiment, a second memory cell 514 is disposed on the word line 512. In an embodiment, the second memory cell 514 includes a second double selector element 516 disposed on the word line, a second conductive electrode 518 disposed on the second double selector element 516 and a second bipolar memory element 520 disposed on the second conductive electrode 518. A second bit line 522 is disposed on the second memory cell 514.

In an embodiment, the first memory device 510 includes a magnetic tunnel junction

(MTJ) memory device as described in association with Figure 4D. In an embodiment, the memory device 510 includes a resistive random access memory (RRAM) device as described in association with Figure 4E. In an embodiment, the second memory device 520 is substantially the same as the first memory device 510. In an embodiment, when the first memory device 510 includes a magnetic tunnel junction (MTJ) memory device, then the second memory device 520 also includes a magnetic tunnel junction (MTJ) memory device to ensure variation between the various memory cells are minimized during stacked memory cell operation. In an embodiment, when the first memory device 510 includes a resistive random access memory (RRAM) device, then the second memory device 520 also includes a resistive random access memory (RRAM) device.

Figure 5B illustrates a cross-sectional view of a stacked memory cell 500B where the first double selector element 506 and the second double selector element 516 share a common word line. In an embodiment, a first memory cell 530 includes the first bipolar memory element 510 disposed on the first bit line 502, the first conductive electrode 508 disposed on the first bipolar memory element 510, and the first double selector element 506 disposed on the first conductive electrode 508. The word line 512 is disposed on the first memory cell 530. In an embodiment, the second memory cell 514 is disposed on the word line 512. The second memory cell 514 includes the second double selector element 516.

Figure 5C illustrates a cross-sectional view of stacked memory cells 500C where the first memory element 510 of the first memory cell 504, shares a common word line with the second memory element 520 of a second memory cell 540. In an embodiment, the first memory cell 504 is disposed on the first bit line 502. The word line 512 is disposed on the first memory cell 504. In an embodiment, the second memory cell 540 includes the second memory element 520 disposed on the word line 512, the second conductive electrode 518 disposed on the second memory element 520, and the second double selector element 516 disposed on the second conductive electrode 518.

Figure 5D illustrates a cross-sectional view of a stacked memory cell 500D where the second memory cell 540 is disposed above the first memory cell 530. In an embodiment, word line 512 is disposed between the second memory cell 540 and the first memory cell 230.

Figure 5E illustrates a plan view of the memory cell 500A along the direction A-A' in Figure 5A. In an embodiment, the word line 512 and the first bit line 502 are arranged in an orthogonal manner. An outline of the first memory cell 504 relative to the first bit line 502 and the word line 512 is also illustrated in Figure 5B. In an embodiment, the first memory cell 504 is spatially confined to an intersection between the word line 512 and the first bit line 502, which may be referred to as a first cross point memory cell.

Figure 5F illustrates a plan view of the memory cell 500A, along the direction B-B' in

Figure 5A. In an embodiment, the word line 512 and the second bit line 522 are arranged in an orthogonal manner. An outline of the second memory cell 514 relative to the second bit line 522 and the word line 512 is also illustrated in Figure 5B. In an embodiment, the second memory cell 504 is spatially confined to an intersection between the word line 512 and the second bit line 522, and may be referred to as a second cross point memory cell.

Figures 6A-6F illustrate cross-sectional views representing various operations in a method of fabricating a memory cell.

Figure 6A illustrates a word line 600 formed in an opening in a dielectric layer 601 formed above a substrate 602.

In an embodiment, the substrate 602 includes a suitable semiconductor material such as but not limited to, single crystal silicon, polycrystalline silicon and silicon on insulator (SOI). In another embodiment, substrate 602 includes other semiconductor materials such as germanium, silicon germanium or a suitable group III-N or a group III-V compound.

In an embodiment, the word line 600 is formed in a dielectric layer 601 by a damascene or a dual damascene process that is well known in the art. In an embodiment, the word line 600 includes a barrier layer, such as titanium nitride, ruthenium, tantalum, tantalum nitride, and a fill metal, such as copper, tungsten. In another embodiment, the word line 600 includes a layer of a single material such as TiN or TaN. In an embodiment, the word line 600 is fabricated using a subtractive etch process when materials other than copper are utilized. In one such embodiment, the word line 600 includes a material such as but not limited to titanium nitride, ruthenium, tantalum, tantalum nitride. In an embodiment, the dielectric layer 601 includes a material such as but not limited to silicon dioxide, silicon nitride, silicon carbide, or carbon doped silicon oxide. In an embodiment, the dielectric layer 601 has an uppermost surface substantially co-planar with an uppermost surface of the word line 600. In an embodiment, the dielectric layer 601 has a total thickness between 70nm-300nm. In an embodiment, word line 600 is electrically connected to a circuit element such as an access transistor (not shown). Logic devices such as access transistors may be integrated with memory devices such as a MTJ device to form embedded memory.

Figure 6B illustrates the structure of Figure 6A following the formation of a double selector material stack 609 on the word line, formation of a conductive electrode layer 611 on the double selector material stack 609, and formation of a bipolar memory material layer stack 613 on the conductive electrode layer 611.

In an embodiment, the double selector material stack 609 is blanket deposited on the word line 600 and on the dielectric layer 601. The double selector material stack 609 includes a first selector material layer 609A, a conductive layer 609C, and a second selector material layer 609B. One or both of the first selector material layer 609A and the second selector material

layer 609B may be deposited using an evaporation process, an atomic layer deposition (ALD) process or a chemical vapor deposition (CVD) process. In an embodiment, the chemical vapor deposition process is enhanced by plasma techniques such as RF glow discharge (plasma enhanced CVD) to increase the density and uniformity of the film. In an embodiment, the
5 conductive layer 609C is formed using physical vapor deposition (PVD) or using atomic layer deposition (ALD).

In an embodiment, the conductive electrode layer 611 is blanket deposited on the double selector material stack 609. In an embodiment, the conductive electrode layer 611 is deposited by a PVD process. In an embodiment, the conductive electrode layer 611 is deposited to a
10 thickness between 5nm-10nm.

In an embodiment, the memory material layer stack 613 is blanket deposited on the on the conductive electrode layer 611. In an embodiment, the bipolar memory material layer stack 613 includes at least three or more layers to fabricate a magnetic tunnel junction (MTJ) memory element. In one embodiment, the bipolar memory material layer stack for an MTJ memory
15 element is deposited using a PVD process. In another embodiment, the bipolar memory material layer stack 613 includes at least three or more layers to fabricate a resistive random access memory (RRAM) memory element. In one embodiment, the bipolar memory material layer stack for an RRAM memory element is deposited using a PVD process.

In an embodiment, an uppermost layer of memory material layer stack 613 includes an
20 uppermost electrode layer 613A (contained within dashed lines) that ultimately acts as a hardmask for patterning the memory material layer stack 613 as well as the double selector material stack 609. In an embodiment, the uppermost electrode layer has a thickness between 70nm-100nm.

In an embodiment, when the bipolar memory material layer stack 613 includes layers for
25 an MTJ memory element the bipolar memory material layer stack 613 is subjected to an annealing process. In an embodiment, the annealing process is performed at a temperature between 300-400 degrees Celsius.

Figure 6C illustrates the structure of Figure 6B following the patterning of the bipolar memory material layer stack 613 and the conductive electrode layer 611. In an embodiment, a
30 photoresist mask is formed on an uppermost surface of the bipolar memory material layer stack 613. In an embodiment, the photoresist mask defines a location where a memory cell will be subsequently formed. In an embodiment, a plasma etch process is utilized to pattern the bipolar memory material layer stack 613 and the conductive electrode layer 611 to form a memory element 614 and a conductive electrode 612. In an embodiment, the plasma etch also etches the
35 uppermost electrode 613A to form an uppermost electrode 614A.

Figure 6D illustrates the structure of Figure 6C following the patterning of double

selector material stack 609 to form double selector element 610. The double selector element includes a first selector 610A and a second selector 610B. In an embodiment, an intervening conductive layer 610C, which may be referred to as an intervening electrode, is directly between the first selector 610A and the second selector 610B.

5 In an embodiment, a plasma etch process is utilized to pattern the double selector material stack 609 to form the double selector element 610. In an embodiment, the plasma etch process erodes over 50% of the uppermost electrode 614A to form memory element 614, a conductive electrode 612 and double selector element 610. The memory element 614, conductive electrode 612 and double selector element 610 may be referred to as an active memory device 616.

Figure 6E illustrates the structure of Figure 6D following the formation of a second dielectric layer 618 on the word line 600 and on the dielectric layer 601 and on the active memory device 616. In an embodiment, a second dielectric layer 618 is blanket deposited on the surface of the memory element 614, on sidewalls of the conductive electrode 612, on sidewalls
15 of the double selector element 610, on the word line 600, and on the dielectric layer 601. In an embodiment, the dielectric layer 601 includes an insulating material such as but not limited to silicon oxide, silicon carbide, carbon doped nitride and silicon nitride. In an embodiment, the second dielectric layer 618 is planarized. In an embodiment, the planarization process removes a portion of the uppermost electrode 614A. In an embodiment, the planarization process forms a
20 second dielectric layer 618 having an uppermost surface that is co-planar or substantially coplanar with an uppermost surface of the memory element 614.

Figure 6F illustrates a bit line 600 formed on the uppermost surface of the memory element 614 and on the uppermost surface of the second dielectric layer 618 to complete formation of a memory cell 670. In an embodiment, a layer of a conductive material is blanket
25 deposited on the uppermost surface of the memory element 614 and on the uppermost surface of the second dielectric layer 618. The layer of a conductive material is then patterned to form a bit line 620. In an embodiment, the layer of a conductive material includes a material such as W, TiN, TaN or Ru. In an embodiment, the bit line 620 is formed by using a dual damascene process (not shown) and includes a barrier layer such as Ru, Ta or Ti and a fill metal such as W
30 or Cu.

It is to be appreciated that the layers and materials described in association with embodiments herein are typically formed on or above an underlying semiconductor substrate, e.g., as FEOL layer(s). In other embodiments, the layers and materials described in association with embodiments herein are formed on or above underlying device layer(s) of an integrated
35 circuit, e.g., as BEOL layer(s). In an embodiment, an underlying semiconductor substrate represents a general workpiece object used to manufacture integrated circuits. The

semiconductor substrate often includes a wafer or other piece of silicon or another semiconductor material. Suitable semiconductor substrates include, but are not limited to, single crystal silicon, polycrystalline silicon and silicon on insulator (SOI), as well as similar substrates formed of other semiconductor materials. The semiconductor substrate, depending on the stage of manufacture, often includes transistors, integrated circuitry, and the like. The substrate may also include semiconductor materials, metals, dielectrics, dopants, and other materials commonly found in semiconductor substrates. Furthermore, although not depicted, structures described herein may be fabricated on underlying lower level back end of line (BEOL) interconnect layers. For example, in one embodiment, an embedded non-volatile memory structure is formed on a material composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride, silicon nitride, or carbon-doped silicon nitride. In a particular embodiment, an embedded non-volatile memory structure is formed on a low-k dielectric layer of an underlying BEOL layer.

In an embodiment, interconnect lines (and, possibly, underlying via structures) described herein are composed of one or more metal or metal-containing conductive structures. The conductive interconnect lines are also sometimes referred to in the art as traces, wires, lines, metal, interconnect lines or simply interconnects. In a particular embodiment, each of the interconnect lines includes a barrier layer and a conductive fill material. In an embodiment, the barrier layer is composed of a metal nitride material, such as tantalum nitride or titanium nitride. In an embodiment, the conductive fill material is composed of a conductive material such as, but not limited to, Cu, Al, Ti, Zr, Hf, V, Ru, Co, Ni, Pd, Pt, W, Ag, Au or alloys thereof.

Interconnect lines described herein may be fabricated as a grating structure, where the term “grating” is used herein to refer to a tight pitch grating structure. In one such embodiment, the tight pitch is not achievable directly through conventional lithography. For example, a pattern based on conventional lithography may first be formed, but the pitch may be halved by the use of spacer mask patterning, as is known in the art. Even further, the original pitch may be quartered by a second round of spacer mask patterning. Accordingly, the grating-like patterns described herein may have conductive lines spaced at a constant pitch and having a constant width. The pattern may be fabricated by a pitch halving or pitch quartering, or other pitch division, approach.

In an embodiment, ILD materials described herein are composed of or include a layer of a dielectric or insulating material. Examples of suitable dielectric materials include, but are not limited to, oxides of silicon (e.g., silicon dioxide (SiO_2)), doped oxides of silicon, fluorinated oxides of silicon, carbon doped oxides of silicon, various low-k dielectric materials known in the arts, and combinations thereof. The interlayer dielectric material may be formed by conventional techniques, such as, for example, chemical vapor deposition (CVD), physical vapor

deposition (PVD), or by other deposition methods.

In an embodiment, as is also used throughout the present description, patterning of trenches is achieved using lithographic operations performed using 193nm immersion lithography (i193), extreme ultra-violet (EUV) and/or electron beam direct write (EBDW)

5 lithography, or the like. A positive tone or a negative tone resist may be used. In one embodiment, a lithographic mask is a trilayer mask composed of a topographic masking portion, an anti-reflective coating (ARC) layer, and a photoresist layer. In a particular such embodiment, the topographic masking portion is a carbon hardmask (CHM) layer and the anti-reflective coating layer is a silicon ARC layer.

10 The integrated circuit structures described herein may be included in an electronic device. As an example of one such apparatus, Figures 7A and 7B are top views of a wafer and dies that include one or more embedded non-volatile memory structures having a double selector element, in accordance with one or more of the embodiments disclosed herein.

Referring to Figures 7A and 7B, a wafer 700 may be composed of semiconductor
15 material and may include one or more dies 702 having integrated circuit (IC) structures formed on a surface of the wafer 700. Each of the dies 702 may be a repeating unit of a semiconductor product that includes any suitable IC (e.g., ICs including one or more embedded non-volatile memory structures having a double selector element, such as described above. After the fabrication of the semiconductor product is complete, the wafer 700 may undergo a singulation
20 process in which each of the dies 702 is separated from one another to provide discrete “chips” of the semiconductor product. In particular, structures that include embedded non-volatile memory structures having a double selector element as disclosed herein may take the form of the wafer 700 (e.g., not singulated) or the form of the die 702 (e.g., singulated). The die 702 may include one or more embedded non-volatile memory structures based on double selector elements
25 and/or supporting circuitry to route electrical signals, as well as any other IC components. In some embodiments, the wafer 700 or the die 702 may include an additional memory device (e.g., a static random access memory (SRAM) device), a logic device (e.g., an AND, OR, NAND, or NOR gate), or any other suitable circuit element. Multiple ones of these devices may be combined on a single die 702. For example, a memory array formed by multiple memory
30 devices may be formed on a same die 702 as a processing device or other logic that is configured to store information in the memory devices or execute instructions stored in the memory array.

Embodiments disclosed herein may be used to manufacture a wide variety of different types of integrated circuits and/or microelectronic devices. Examples of such integrated circuits
35 include, but are not limited to, processors, chipset components, graphics processors, digital signal processors, micro-controllers, and the like. In other embodiments, semiconductor

memory may be manufactured. Moreover, the integrated circuits or other microelectronic devices may be used in a wide variety of electronic devices known in the arts. For example, in computer systems (e.g., desktop, laptop, server), cellular phones, personal electronics, etc. The integrated circuits may be coupled with a bus and other components in the systems. For
5 example, a processor may be coupled by one or more buses to a memory, a chipset, etc. Each of the processor, the memory, and the chipset, may potentially be manufactured using the approaches disclosed herein.

Figure 8 illustrates a block diagram of an electronic system 800, in accordance with an embodiment of the present disclosure. The electronic system 800 can correspond to, for
10 example, a portable system, a computer system, a process control system, or any other system that utilizes a processor and an associated memory. The electronic system 800 may include a microprocessor 802 (having a processor 804 and control unit 806), a memory device 808, and an input/output device 810 (it is to be appreciated that the electronic system 800 may have a plurality of processors, control units, memory device units and/or input/output devices in various
15 embodiments). In one embodiment, the electronic system 800 has a set of instructions that define operations which are to be performed on data by the processor 804, as well as, other transactions between the processor 804, the memory device 808, and the input/output device 810. The control unit 806 coordinates the operations of the processor 804, the memory device 808 and the input/output device 810 by cycling through a set of operations that cause instructions to be
20 retrieved from the memory device 808 and executed. The memory device 808 can include a non-volatile memory cell as described in the present description. In an embodiment, the memory device 808 is embedded in the microprocessor 802, as depicted in Figure 8. In an embodiment, the processor 804, or another component of electronic system 800, includes one or more embedded non-volatile memory structures having a double selector element, such as those
25 described herein.

Figure 9 is a cross-sectional side view of an integrated circuit (IC) device assembly that may include one or more embedded non-volatile memory structures having a double selector element, in accordance with one or more of the embodiments disclosed herein.

Referring to Figure 9, an IC device assembly 900 includes components having one or
30 more integrated circuit structures described herein. The IC device assembly 900 includes a number of components disposed on a circuit board 902 (which may be, e.g., a motherboard). The IC device assembly 900 includes components disposed on a first face 940 of the circuit board 902 and an opposing second face 942 of the circuit board 902. Generally, components may be disposed on one or both faces 940 and 942. In particular, any suitable ones of the
35 components of the IC device assembly 900 may include a number of embedded non-volatile memory structures having a double selector element, such as disclosed herein.

In some embodiments, the circuit board 902 may be a printed circuit board (PCB) including multiple metal layers separated from one another by layers of dielectric material and interconnected by electrically conductive vias. Any one or more of the metal layers may be formed in a desired circuit pattern to route electrical signals (optionally in conjunction with other metal layers) between the components coupled to the circuit board 902. In other embodiments, the circuit board 902 may be a non-PCB substrate.

The IC device assembly 900 illustrated in Figure 9 includes a package-on-interposer structure 936 coupled to the first face 940 of the circuit board 902 by coupling components 916. The coupling components 916 may electrically and mechanically couple the package-on-interposer structure 936 to the circuit board 902, and may include solder balls (as shown in Figure 9), male and female portions of a socket, an adhesive, an underfill material, and/or any other suitable electrical and/or mechanical coupling structure.

The package-on-interposer structure 936 may include an IC package 920 coupled to an interposer 904 by coupling components 918. The coupling components 918 may take any suitable form for the application, such as the forms discussed above with reference to the coupling components 916. Although a single IC package 920 is shown in Figure 9, multiple IC packages may be coupled to the interposer 904. It is to be appreciated that additional interposers may be coupled to the interposer 904. The interposer 904 may provide an intervening substrate used to bridge the circuit board 902 and the IC package 920. The IC package 920 may be or include, for example, a die (the die 702 of Figure 7B), or any other suitable component. Generally, the interposer 904 may spread a connection to a wider pitch or reroute a connection to a different connection. For example, the interposer 904 may couple the IC package 920 (e.g., a die) to a ball grid array (BGA) of the coupling components 916 for coupling to the circuit board 902. In the embodiment illustrated in Figure 9, the IC package 920 and the circuit board 902 are attached to opposing sides of the interposer 904. In other embodiments, the IC package 920 and the circuit board 902 may be attached to a same side of the interposer 904. In some embodiments, three or more components may be interconnected by way of the interposer 904.

The interposer 904 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide. In some implementations, the interposer 904 may be formed of alternate rigid or flexible materials that may include the same materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials. The interposer 904 may include metal interconnects 908 and vias 910, including but not limited to through-silicon vias (TSVs) 906. The interposer 904 may further include embedded devices 914, including both passive and active devices. Such devices may include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, electrostatic discharge (ESD) devices, and

memory devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and microelectromechanical systems (MEMS) devices may also be formed on the interposer 904. The package-on-interposer structure 936 may take the form of any of the package-on-interposer structures known in the art.

5 The IC device assembly 900 may include an IC package 924 coupled to the first face 940 of the circuit board 902 by coupling components 922. The coupling components 922 may take the form of any of the embodiments discussed above with reference to the coupling components 916, and the IC package 924 may take the form of any of the embodiments discussed above with reference to the IC package 920.

10 The IC device assembly 900 illustrated in Figure 9 includes a package-on-package structure 934 coupled to the second face 942 of the circuit board 902 by coupling components 928. The package-on-package structure 934 may include an IC package 926 and an IC package 932 coupled together by coupling components 930 such that the IC package 926 is disposed between the circuit board 902 and the IC package 932. The coupling components 928 and 930
15 may take the form of any of the embodiments of the coupling components 916 discussed above, and the IC packages 926 and 932 may take the form of any of the embodiments of the IC package 920 discussed above. The package-on-package structure 934 may be configured in accordance with any of the package-on-package structures known in the art.

Figure 10 illustrates a computing device 1000 in accordance with one implementation of
20 the disclosure. The computing device 1000 houses a board 1002. The board 1002 may include a number of components, including but not limited to a processor 1004 and at least one communication chip 1006. The processor 1004 is physically and electrically coupled to the board 1002. In some implementations the at least one communication chip 1006 is also physically and electrically coupled to the board 1002. In further implementations, the
25 communication chip 1006 is part of the processor 1004.

Depending on its applications, computing device 1000 may include other components that may or may not be physically and electrically coupled to the board 1002. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a
30 chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).

The communication chip 1006 enables wireless communications for the transfer of data
35 to and from the computing device 1000. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that

may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 1006 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 1000 may include a plurality of communication chips 1006. For instance, a first communication chip 1006 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 1006 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

The processor 1004 of the computing device 1000 includes an integrated circuit die packaged within the processor 1004. In some implementations of the disclosure, the integrated circuit die of the processor includes one or more embedded non-volatile memory structures having a double selector element, in accordance with implementations of embodiments of the disclosure. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

The communication chip 1006 also includes an integrated circuit die packaged within the communication chip 1006. In accordance with another implementation of embodiments of the disclosure, the integrated circuit die of the communication chip includes one or more embedded non-volatile memory structures having a double selector element, in accordance with implementations of embodiments of the disclosure.

In further implementations, another component housed within the computing device 1000 may contain an integrated circuit die that includes one or more embedded non-volatile memory structures having a double selector element, in accordance with implementations of embodiments of the disclosure.

In various implementations, the computing device 1000 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 1000 may be any other electronic device that processes data.

Thus, embodiments described herein include embedded non-volatile memory structures having double selector elements.

The above description of illustrated implementations of embodiments of the disclosure, including what is described in the Abstract, is not intended to be exhaustive or to limit the disclosure to the precise forms disclosed. While specific implementations of, and examples for, the disclosure are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the disclosure, as those skilled in the relevant art will recognize.

These modifications may be made to the disclosure in light of the above detailed description. The terms used in the following claims should not be construed to limit the disclosure to the specific implementations disclosed in the specification and the claims. Rather, the scope of the disclosure is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.

Example embodiment 1: A memory device includes a word line. A double selector element is above the word line. The double selector element includes a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer. A bipolar memory element is above the word line. A conductive electrode is between the double selector element and the bipolar memory element. A bit line is above the word line.

Example embodiment 2: The memory device of example embodiment 1, wherein one or both of the first selector material layer and the second selector material layer includes a phase change material.

Example embodiment 3: The memory device of example embodiment 1, wherein one or both of the first selector material layer and the second selector material layer includes an insulator metal transition material layer.

Example embodiment 4: The memory device of example embodiment 1, wherein one or both of the first selector material layer and the second selector material layer includes a semiconducting oxide material.

Example embodiment 5: The memory device of example embodiment 1, wherein the first selector material layer includes a phase change material, and the second selector material layer includes an insulator metal transition material layer.

Example embodiment 6: The memory device of example embodiment 1, wherein the first selector material layer includes a phase change material, and the second selector material layer includes a semiconducting oxide material.

Example embodiment 7: The memory device of example embodiment 1, wherein the first selector material layer includes an insulator metal transition material, and the second selector material layer includes a semiconducting oxide material.

Example embodiment 8: The memory device of example embodiment 1, 2, 3, 4, 5, 6 or

7, wherein the conductive layer includes a material selected from the group consisting of WN, TiN, TaN, W, Ti, Ta and Ru.

Example embodiment 9: The memory device of example embodiment 1, 2, 3, 4, 5, 6, 7 or 8, wherein the double selector element has a threshold voltage less than or equal to 1V.

5 Example embodiment 10: The memory device of example embodiment 1, 2, 3, 4, 5, 6, 7, 8 or 9, wherein the double selector element is above the bipolar memory element.

Example embodiment 11: The memory device of example embodiment 1, 2, 3, 4, 5, 6, 7, 8 or 9, wherein the double selector element is below the bipolar memory element.

10 Example embodiment 12: The memory device of example embodiment 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 or 11, wherein the bipolar memory element includes a resistive random access memory (RRAM) device.

Example embodiment 13: The memory device of example embodiment 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 or 11, wherein the bipolar memory element includes a magnetic tunnel junction (MTJ) device.

15 Example embodiment 14: A memory structure includes a first bit line above a substrate, and a first memory cell on the first bit line. The first memory cell includes a first double selector element above the first bit line, the first double selector element including a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material
20 layer. A word line is on the first memory cell. The memory structure also includes a second memory cell on the word line. The second memory cell includes a second double selector element above the word line, the second double selector element includes a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material
25 layer. A second bipolar memory element is above the word line. A second conductive electrode is between the second double selector element and the second bipolar memory element, and a second bit line is on the second memory cell.

30 Example embodiment 15: The memory structure of example embodiment 14, wherein the first double selector element is above the first bipolar memory element, and the second double selector element is below the second bipolar memory element.

Example embodiment 16: The memory structure of example embodiment 14, wherein the first double selector element is below the first bipolar memory element and the second double selector element is above the second bipolar memory element.

35 Example embodiment 17: The memory structure of example embodiment 14, 15 or 16, wherein the first bipolar memory and the second bipolar memory element each include a resistive random access memory (RRAM) device, or each include a magnetic tunnel junction

(MTJ) device.

Example embodiment 18: A method of fabricating a memory device includes forming a bit line in a first dielectric layer above a substrate, and forming a double selector material stack on the bit line. The double selector material stack includes a first selector material layer, a
5 second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer. The method further includes forming a conductive electrode layer on the double selector material stack, forming a bipolar memory material layer on the conductive electrode layer, patterning the bipolar memory material layer stack, patterning the conductive electrode layer to form a
10 conductive electrode, forming a double selector element by using the conductive to pattern the double selector material stack, forming a second dielectric layer on the hardmask, on sidewalls of the double selector element and on sidewalls of the bipolar memory element, planarizing the second dielectric layer to expose an uppermost surface of the bipolar memory element, and forming a word line on the uppermost surface of the bipolar memory element and on an
15 uppermost surface of the second dielectric layer.

Example embodiment 19: The method of example embodiment 18, wherein forming the bipolar memory material layer stack includes forming a material layer stack for a resistive random access memory device.

Example embodiment 20: The method of example embodiment 18, wherein forming the
20 bipolar memory material layer stack includes forming a material layer stack for a magnetic tunnel junction device.

CLAIMS

What is claimed is:

1. A memory device, comprising:

- 5 a word line;
 a double selector element above the word line, the double selector element comprising a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer;
- 10 a bipolar memory element above the word line;
 a conductive electrode between the double selector element and the bipolar memory element; and
 a bit line above the word line.

15 2. The memory device of claim 1, wherein one or both of the first selector material layer and the second selector material layer comprises a phase change material.

3. The memory device of claim 1, wherein one or both of the first selector material layer and the second selector material layer comprises an insulator metal transition material layer.

20 4. The memory device of claim 1, wherein one or both of the first selector material layer and the second selector material layer comprises a semiconducting oxide material.

25 5. The memory device of claim 1, wherein the first selector material layer comprises a phase change material, and the second selector material layer comprises an insulator metal transition material layer.

30 6. The memory device of claim 1, wherein the first selector material layer comprises a phase change material, and the second selector material layer comprises a semiconducting oxide material.

35 7. The memory device of claim 1, wherein the first selector material layer comprises an insulator metal transition material, and the second selector material layer comprises a semiconducting oxide material.

8. The memory device of claim 1, wherein the conductive layer comprises a material selected

from the group consisting of WN, TiN, TaN, W, Ti, Ta and Ru.

9. The memory device of claim 1, wherein the double selector element has a threshold voltage less than or equal to 1V.

5

10. The memory device of claim 1, wherein the double selector element is above the bipolar memory element.

10

11. The memory device of claim 1, wherein the double selector element is below the bipolar memory element.

12. The memory device of claim 1, wherein the bipolar memory element comprises a resistive random access memory (RRAM) device.

15

13. The memory device of claim 1, wherein the bipolar memory element comprises a magnetic tunnel junction (MTJ) device.

14. A memory structure, comprising:

a first bit line above a substrate;

20

a first memory cell on the first bit line, the first memory cell comprising:

a first double selector element above the word line, the first double selector element comprising a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer;

25

a first bipolar memory element above the first bit line;

a first conductive electrode between the first double selector element and the first bipolar memory element;

a word line on the first memory cell;

a second memory cell on the word line, the second memory cell comprising:

30

a second double selector element above the word line, the second double selector element comprising a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer;

a second bipolar memory element above the word line;

35

a second conductive electrode between the second double selector element and the second bipolar memory element; and

a second bit line on the second memory cell.

15. The memory structure of claim 14, wherein the first double selector element is above the first bipolar memory element, and the second double selector element is below the second bipolar memory element.


16. The memory structure of claim 14, wherein the first double selector element is below the first bipolar memory element and the second double selector element is above the second bipolar memory element.

17. The memory structure of claim 14, wherein the first bipolar memory and the second bipolar memory element each comprise a resistive random access memory (RRAM) device, or each comprise a magnetic tunnel junction (MTJ) device.

18. A method of fabricating a memory device, the method comprising:
forming a bit line in a first dielectric layer above a substrate;
forming a double selector material stack on the bit line, the double selector material stack comprising a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer;
forming a conductive electrode layer on the double selector material stack;
forming a bipolar memory material layer on the conductive electrode layer;
patterning the bipolar memory material layer stack;
patterning the conductive electrode layer to form a conductive electrode;
forming a double selector element by using the conductive to pattern the double selector material stack;
forming a second dielectric layer on the hardmask, on sidewalls of the double selector element and on sidewalls of the bipolar memory element;
planarizing the second dielectric layer to expose an uppermost surface of the bipolar memory element; and
forming a word line on the uppermost surface of the bipolar memory element and on an uppermost surface of the second dielectric layer.

19. The method of claim 18, wherein forming the bipolar memory material layer stack comprises forming a material layer stack for a resistive random access memory device.

20. The method of claim 18, wherein forming the bipolar memory material layer stack comprises forming a material layer stack for a magnetic tunnel junction device.



300




FIG. 3




FIG. 4A




FIG. 4B

FIG. 4C




FIG. 4D

FIG. 4E




FIG. 5A




FIG. 5C




FIG. 5B




FIG. 5D




FIG. 5E




FIG. 5F

5/9




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6F

7/9




FIG. 7B






FIG. 7A

8/9

**FIG. 8****FIG. 9**




FIG. 10

A. CLASSIFICATION OF SUBJECT MATTER**H01L 27/06(2006.01)i, H01L 27/102(2006.01)i, H01L 43/08(2006.01)i, H01L 45/00(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 27/06; H01L 27/115; H01L 43/12; G11C 11/16; G11C 11/15; H01L 45/00; H01L 21/8247; G11C 13/00; H01L 27/24; H01L 27/102; H01L 43/08

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: memory device, word line, double selector element, bipolar memory element, conductive electrode, bit line

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 2016-048330 A1 (INTEL CORPORATION) 31 March 2016 See page 1, lines 14-15; page 8, lines 27-28; page 9, lines 14-27; page 11, lines 11-12; page 14, lines 7-10; claims 1, 13; and figures 2A, 3B, 5, 8.	1-17
A		18-20
Y	WO 2016-175744 A1 (HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP) 03 November 2016 See paragraph [0052]; and figure 6B.	1-17
A	WO 2016-122496 A1 (HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP) 04 August 2016 See paragraphs [0050]-[0057]; and figure 2.	1-20
A	US 2016-0225426 A1 (GLOBALFOUNDRIES SINGAPORE PTE. LTD.) 04 August 2016 See paragraphs [0021]-[0024]; and figures 2a-2b.	1-20
A	US 2015-0263069 A1 (CROSSBAR, INC.) 17 September 2015 See paragraphs [0067]-[0071]; and figure 4.	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

25 May 2018 (25.05.2018)

Date of mailing of the international search report

25 May 2018 (25.05.2018)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KANG, Sung Chul

Telephone No. +82-42-481-8405



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2017/053850

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2016-048330 A1	31/03/2016	CN 106663683 A EP 3198645 A1 JP 2017-532765 A KR 10-2017-0059971 A TW 201624676 A US 2017-0288140 A1	10/05/2017 02/08/2017 02/11/2017 31/05/2017 01/07/2016 05/10/2017
WO 2016-175744 A1	03/11/2016	None	
WO 2016-122496 A1	04/08/2016	US 2017-0271408 A1	21/09/2017
US 2016-0225426 A1	04/08/2016	US 2016-0225819 A1 US 9734881 B2 US 9734882 B2	04/08/2016 15/08/2017 15/08/2017
US 2015-0263069 A1	17/09/2015	CN 104916776 A CN 104916776 B CN 105244058 A EP 3117436 A1 JP 2016-027519 A JP 2017-516293 A JP 5982539 B2 KR 10-2016-0008464 A KR 10-2016-0132444 A TW 201546806 A TW 201614655 A TW I576842 B US 2016-0005461 A1 US 2017-0229169 A1 US 9425237 B2 US 9633724 B2 US 9761635 B1 WO 2015-138119 A1 WO 2015-138119 A4	16/09/2015 27/10/2017 13/01/2016 18/01/2017 18/02/2016 15/06/2017 31/08/2016 22/01/2016 18/11/2016 16/12/2015 16/04/2016 01/04/2017 07/01/2016 10/08/2017 23/08/2016 25/04/2017 12/09/2017 17/09/2015 05/11/2015