Title: A PASSIVE TRANSMITTER ARCHITECTURE WITH SWITCHABLE OUTPUTS FOR WIRELESS APPLICATIONS

Abstract: A transmitter architecture having a single signal path or hardware to cover WCDMA/EDGE/GSM applications, and requires no SAW at the transmitter outputs. The transmitter architecture allows for a transmit convergence feature. A passive mixer with unique driver and furthermore using native devices available from the CMOS process for the mixer cores enables low voltage and low power design, low output noise and high linearity. A digital variable gain amplifier has the capability to cover wide output dynamic range operated from low supply voltage and interfaced digitally with the baseband circuit without DAC. A single transformer is used to combine the outputs from the WCDMA/EDGE and GSM drivers and subsequently convert the differential signal paths into a single-ended signal. RF switches are used to divert the output from the transformer to different bands and applications.
Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(iv))
- of inventorship (Rule 4.17(iv))

Published:

- with international search report (Art. 21β)
A PASSIVE TRANSMITTER ARCHITECTURE WITH SWITCHABLE OUTPUTS FOR
WIRELESS APPLICATIONS

CROSS REFERENCE TO RELATED APPLICATIONS
[0001] This application claims the benefit of priority of U.S. Provisional Patent Application No. 61/094,713 filed on September 5, 2008, which is incorporated herein by reference in its entirety.

FIELD OF THE INVENTION
[0002] The present invention relates generally to wireless transceivers. More particularly, the present invention relates a transmitter circuit of a wireless transceiver.

BACKGROUND OF THE INVENTION
[0003] Wireless devices have been in use for many years for enabling mobile communication of voice and data. Such devices can include mobile phones and wireless enabled personal digital assistants (PDA's) for example. Figure 1 is a generic block diagram of the core components of such wireless devices. The wireless core 10 includes a base band processor 12 for controlling application specific functions of the wireless device and for providing and receiving voice or data signals to a radio frequency (RF) transceiver chip 14. The RF transceiver chip 14 is responsible for frequency up-conversion of transmission signals, and frequency down-conversion of received signals. RF transceiver chip 14 includes a receiver core 16 connected to an antenna 18 for receiving transmitted signals from a base station or another mobile device, and a transmitter core 20 for transmitting signals through the antenna 18. Those of skill in the art should understand that Figure 2 is a simplified block diagram, and can include other functional blocks that may be necessary to enable proper operation or functionality.

[0004] Generally, the transmitter core 20 is responsible for up-converting electromagnetic signals from base band to higher frequencies for transmission, while receiver core 16 is responsible for down-converting those high frequencies back to their original frequency band when they reach the receiver, processes known as up-conversion and down-conversion (or modulation and demodulation) respectively. The original (or base band) signal, may be, for example, data, voice or video. These base band signals may be produced by transducers such as microphones or video cameras, be computer generated, or transferred from an electronic storage device. In general, the high
frequencies provide longer range and higher capacity channels than base band signals, and because high frequency radio frequency (RF) signals can propagate through the air, they are preferably used for wireless transmissions.

[0005] There are several different wireless communications standards that voice and data can be provided in. Such standards (referred to as modes) include WCDMA, EDGE and GSM for example, where each has different electrical and protocol specifications which must be followed. Currently, multi-mode and multi-band compatible transceivers, referred to simply as multi-standard transceivers, are desirable to enable every user equipment, such as a cellular phone, to function in different countries or with different service providers who operate with different communication standards.

[0006] Therefore, transceiver integrated circuits (IC) integrate various transmitters with either the same or different transmitter architectures for WCDMA/EDGE/GSM applications. Under tremendous pressure to ship products as quickly as possible to the market, these products lack sufficient research and development efforts, and consequently the IC is either not competitive on silicon area and/or power consumption. Some prior art designs have dedicated signal paths or hardware for each of the WCDMA/EDGE/GSM standards, and some may even have separate low-band and high-band signal paths. This results in larger silicon area of the transceiver chip, and higher power consumption. Recently, the system on chip (SOC) digital transceiver has become very popular, where multi-mode and multi-band radio with the baseband circuits are integrated together using low cost deep submicron CMOS fabrication technology, and operated from low supply voltage. In SOC designs, chip area consumption by the circuits is a significant cost factor since the chip is inherently increased in size over a dedicated transceiver chip or base band processor chip.

[0007] It is, therefore, desirable to provide a multi-standard transmitter core architecture that minimizes silicon area consumption.

**SUMMARY OF THE INVENTION**

[0008] It is an object of the present invention to obviate or mitigate at least one disadvantage of previous multi-mode and multi-band transmitter cores.

[0009] According to present aspect, the present invention provides a multi-standard transmitter core. The multi-standard core includes a filter, a mixer, a digital variable gain amplifier (DVGA), and a transformer. The filter receives and filters a differential transmission signal in accordance with a first standard of at least two different communication standards, the filter providing a differential filtered transmission signal.
The mixer receives and upconverts the differential filtered transmission signal with an
adjusted oscillator frequency for the first standard, the mixer providing a differential
upconverted transmission signal. The DVGA receives the differential upconverted
transmission signal and applies a gain factor to provide a first differential output signal for
the first standard. The transformer selectively receives one of the first differential output
signal and a second differential output signal corresponding to a second standard of the
at least two different communication standards. The transformer having a primary coil and
a secondary coil for converting one of the first differential output signal and the second
differential output signal to a single-ended output signal.

[0010] In one embodiment, the multi-standard transmitter core further includes a
digital driver circuit for providing the second differential output signal in response to a
digital transmission signal. In this embodiment, a programmable divider is included for
receiving a local oscillator frequency and converting the local oscillator frequency into the
adjusted oscillator frequency for one of the passive mixer and the digital driver circuit.
Alternately for this embodiment, the second standard is a GSM standard, and the digital
driver circuit is a GSM driver circuit. In yet another alternate aspect of the present
embodiment, the transformer includes a switch circuit for selectively connecting a voltage
supply to a centre tap of the primary coil during operation of the first standard while
disabling the digital driver circuit. The switch circuit enables the digital driver circuit during
operation of the second standard while disconnecting the voltage supply from the centre
tap. In another embodiment, the transformer includes tunable capacitances connected to
inputs of the transformer.

[0011] In another embodiment of the present aspect, the mixer includes a driver
circuit and a passive mixer, the driver circuit driving the differential filtered transmission
signal through a passive mixer, the passive mixer receiving the adjusted oscillator
frequency to provide the differential upconverted transmission signal. The driver circuit
can include input stages for providing corresponding outputs to passive filters, the
passive filters having outputs coupled to the passive mixer. Furthermore, the driver circuit
includes inductors connected between the outputs of the passive filters and the passive
mixer. In yet another embodiment of the present aspect, the DVGA includes a coarse
gain block and a fine gain block. The coarse gain block provides a first current to
differential output nodes in response to the differential upconverted transmission signal,
the differential output nodes corresponding to the first differential output signal. The fine
gain block provides a second current to the differential output nodes in response to the
differential upconverted transmission signal, the gain of the first differential output signal
being a sum of an integer factor of a received bias current and a fraction of the bias current. The coarse gain block can include a predetermined number of unit cells, each unit cell being selectively enabled to add one unit of the received bias current to the differential output nodes. The fine gain block can include a predetermined number of unit cells, each unit cell being selectively enabled to add one fraction of the received bias current to the differential output nodes. The fine gain block can include a first set of \( N \) transistors, a second set of \( N \) transistors, switch elements and an op-amp. The first set of \( N \) transistors are connected in parallel between the differential output nodes and input transistors receiving the differential upconverted transmission signal, where \( N \) is an integer number greater than 1. The second set of \( N \) transistors are connected in parallel between a voltage supply and the input transistors. The switch elements enable \( M \) transistors of the first set of \( N \) transistors, and enable \( N-M \) transistors of the second set of \( N \) transistors, where \( M \) is less than or equal to \( N \). The op-amp receives the bias current and a common mode feedback signal from one of the input transistors for driving gate terminals of the enabled \( M \) transistors and the \( N-M \) transistors.

[0012] Furthermore, the DVGA can include a current block for adjusting the bias current. The current block includes a coarse current sub-block and a fine current sub-block. The coarse current sub-block provides a coarse current in response to a first bias voltage. The fine current sub-block provides a fine current in response to a second bias voltage different than the first bias voltage, the bias current being a sum of the coarse current and the fine current. The coarse current sub-block includes first individual current sources selectively enabled to provide the coarse current, and the fine current sub-block includes second individual current sources selectively enabled to provide the fine current.  

[0013] According to other embodiments of the present aspect, the filter is programmable to adjust a corresponding corner frequency and \( Q \) parameter for the first standard, where the filter can be a PSKF filter. The multi-standard transmitter core can further include a first transmission switch corresponding to the first standard and a second transmission switch corresponding to the second standard, the single-ended output signal being passed through one of the first transmission switch and the second transmission switch. A decoder is provided for enabling at least one of the first transmission switch and the second transmission switch in response to an operating mode of the multi-standard transmitter core. Each of the first transmission switch and the second transmission switch can include a switch transistor for coupling the single-ended output signal to a transmission output when enabled by the decoder. In the present embodiment, the switch transistor is an NMOS transistor formed in a dedicated p-well, the
p-well being formed in an n-well, and the n-well is formed in a p-substrate. The dedicated p-well is selectively coupled to one of a first noise resistant ground voltage and a second noise resistant ground voltage, and the p-well is connected to a VSS voltage supply. The n-well is selectively coupled to one of a first noise resistant positive voltage and a second noise resistant positive voltage. Each of the first transmission switch and the second transmission switch includes a voltage coupling circuit for selectively coupling the one of the first noise resistant positive voltage and the second noise resistant positive voltage to the n-well. The first noise resistant positive voltage being selected when the switch transistor is enabled by the decoder, and the second noise resistant positive voltage being selected when the switch transistor is disabled by the decoder.

[0014] Other aspects and features of the present invention will become apparent to those ordinarily skilled in the art upon review of the following description of specific embodiments of the invention in conjunction with the accompanying figures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] Embodiments of the present invention will now be described, by way of example only, with reference to the attached Figures, wherein:

- Fig. 1 is a block diagram of a wireless core of the prior art;
- Fig. 2 is a block diagram of a universal SAW-less transmitter for WCDMA/EDGE/GSM applications, according to an embodiment of the present invention;
- Fig. 3 is a circuit schematic of a single-ended PSKF shown in Figure 2;
- Fig. 4 is a block diagram of the programmable divider shown in Figure 2;
- Fig. 5 is a schematic of the IQ mixers shown in Figure 2;
- Fig. 6 is a schematic of an alternate IQ mixer circuit;
- Fig. 7 is a block diagram of the DVGA shown in Figure 2;
- Fig. 8 is a circuit schematic of the DVGA of Figure 7, according to a present embodiment;
- Fig. 9 is a schematic of an alternate WDAC fine sub-block;
- Fig. 10 is a schematic of the IDAC block of Figure 7;
- Fig. 11 is a circuit schematic of the transformer of Figure 2 interconnected with the DVGA and GSM driver of Figure 2;
- Fig. 12 is a circuit schematic of a TX switch shown in Figure 2;
- Fig. 13 shows the symbol of the TX switch of Figure 12; and
Fig. 14 illustrates an array of selectable TX switches, according to a present embodiment.

DETAILED DESCRIPTION

[0016] The present invention provides a fully integrated, low cost and SAW-less transmitter core for WCDMA/EDGE/GSM applications. The design uses a single path or set of hardware to realize multi-mode and multi-band functionality for WCDMA/EDGE/GSM applications. A multi-mode and multi-band transmitter is referred to as a multi-standard transceiver. Since the single path is reused for different modes and bands, minimum silicon area is consumed. A passive mixer using native devices enables low voltage design, and at the same time achieves low output noise and high linearity. A digital variable gain amplifier (DVGA) has the capability to cover a wide output dynamic range while operated from a low supply voltage and under the control of the baseband circuit without any intervening digital to analog converter (DAC). The output power of the DVGA changes linearly in dB with respect to the input codes through sizing of the transistors and/or manipulating of the bias current. A single transformer with tuning capabilities is used to combine the outputs from the WCDMA/EDGE and GSM drivers and subsequently convert the differential signals into a single-ended signal. RF switches with biasing techniques minimize loss and maintain acceptable isolation are used to divert the output from the transformer to different bands and applications.

[0017] A conceptual block diagram of a universal multi-standard SAW-less transmitter core 100 according to a present embodiment is illustrated in Figure 2. The digital baseband signals (WCDMA/EDGE) are first converted into analog signals via a DAC 102. The DAC 102 is clocked at a unique frequency (Fs), such as 249.6MHz for example, where the harmonics generated from the clock do not fold into the desired band. Furthermore, due to its high sampling frequency, the filtering of the quantization noise and spurs are relaxed. The Fs is generated via an on-chip clock multiplier 104. The crystal oscillator (XO) input frequency can be a frequency of 19.2MHz, 26MHz or 38.4MHz for example, when Fs is 249.6MHz. The output from the DAC 102 is then filtered by a PSKF 106, and then provided to IQ mixers 108. The second-order Sallen-Key filter's corner is programmable to accommodate multi-mode and multi-band applications.

[0018] The schematic of a single-ended PSKF 106 is shown in Figure 3. It is based on a source-follower design acting as a unity gain amplifier, namely NMOS transistor 150 with resistors 152 and 154 having values R1 and R2 respectively,
capacitors 156 and 158 having values C1 and C2 respectively, and current source NMOS transistor 160. The baseband input is labeled VBBIN and the filtered output is labeled VBBOUT. Persons skilled in the art should understand that PSKF 106 can easily be adapted for differential signals. Most RF signaling is done with in-phase (I) and quadrature phase (Q) signals, where each can be differential in formats. Therefore, VBBOUT can be represented as I and Q signals, where each is differential in nature. In the present example, the output of PSKF 106 are denoted as VBBIP/VBBIM for the I signal and VBBQP/VBBQM for the Q signal. The corner frequency and the filter’s Q are determined by the resistances of resistors 152 and 154, capacitances of capacitors 156 and 158, and the parasitic capacitance from NMOS transistor 150. By either varying the resistance or capacitance accordingly, the filter’s corner is adjusted to suit different requirements for different modes of operations. Accordingly, the digital PSKF filter can be digitally programmable via the base band processor to adjust such resistance and capacitance values.

[0019] The signal from the PSKF 106 is then up-converted directly to RF through the IQ mixers 108. The local oscillator (LO) signal from a PLL clocks a programmable divider 110 and subsequently either drives the IQ mixers 108 during WCDMA/EDGE modes or the GSM drivers 112 during GSM mode as shown conceptually in Figure 4. Figure 4 is a block diagram of the programmable divider 110 shown in Figure 2. In the present example, a first multiplexor 170 receives LO and is controlled to pass LO to either a divide by 2 circuit 172 or a divide by 4 circuit 174. The divided outputs are provided to second multiplexor 176, which is controlled to pass one of the divided outputs to IQ mixers 108. The divided outputs from divide by 2 circuit 172 and divide by 4 circuit 174 are provided in parallel to a third multiplexor 178, which is controlled to pass one of the divided outputs to GSM drivers 112. Programmable divider 110 is not limited to having divide by 2 circuit 172 and divide by 4 circuit 174, and can have any number of divider circuits, and a multiplexors configured to receive the divided outputs.

[0020] Programmable divider 110 is employed to eliminate dual-path for the low-band and high-band operation and also to enable a single IQ mixer for multi-band operations. The output from the GSM drivers 112 (during GSM mode) are connected to an input of transformer 114 input and subsequently to the transmission (TX) switches 116. To avoid any supply noise coupling to other blocks, voltage regulator 118 is dedicated to the programmable divider 110. The schematic of the IQ mixers 108 with drivers and passive poles is shown in Figure 5.
In Figure 5, the differential baseband signals for the I and Q paths from the PSKF 106 are labeled VBBQP, VBBQM, VBBIP and VBBIM, which are provided to a driver circuit 180 of IQ mixers 108. The output signals from driver circuit 180 are provided to the passive mixer circuit 182. Those signals drive the source follower NMOS transistors 184, 186, 188 and 190 with current source NMOS transistors 192, 194, 196 and 198. The gates of current source NMOS transistors 192, 194, 196 and 198 receive a bias voltage VBIAS. The resulting outputs are later filtered by passive filters formed by resistor R and capacitors C, C_a and C_b at VLOIM, sideband differential and driver digital circuit easily bias PSKF. Those devices are designed to operate VLOQM). Thereby devices present technique 8). However, returning to Figure 2, the differential outputs of passive mixer circuit 182, namely MIXOUTP and MIXOUTM, are voltage outputs that later drive a digital variable gain amplifier (DVGA) 113 through ac-coupling capacitors (shown later in Figure 8).

Returning to Figure 5, the presently shown circuit embodiment of IQ mixers 108 has several advantages. From the power supply perspective, the current design can operate from a supply voltage of 1.2V. The dc voltage at the source follower outputs are designed to be as low as possible, but the ac signal can be as large as possible. A large ac signal is effective for suppressing the noise, while a low dc level allows for high linearity or a high overall adjacent channel leakage ratio (ACLR) for the passive mixers because the dc level from the source followers affects the gate-to-source (VGS) voltages for the passive mixer circuit 182 given a fixed maximum voltage at the transistors's gates. In the present embodiment, NMOS transistors 200, 202, 204, 206, 208, 210, 212 and 214 can be natural devices which have a threshold voltage close to zero. Such natural devices can be fabricated from known CMOS processes without any additional mask, thereby minimizing the mask cost component of the total chip cost.

In an example embodiment, the LO signal (VLOIP, VLOIM, VLOOP and VLOQM) is a square waveform from 0V to 1.2V and designed to have low rise and fall times. However, for CMOS processes that do not provide natural devices, a gate boosting technique can be employed to improve the linearity of the IQ mixers 108. The purpose of the additional passive poles, which include resistor R and capacitors C, C_a and C_b.
the output of the source followers is two-fold. First, the resistors slightly reduce the signal swing into the passive mixer circuit 182 to improve its linearity, and indirectly the ACLR. Second, the passive poles which can be programmable, attenuate the wide-band noise from the source followers of driver circuit 180 and the quantization noise from the DAC 102 of Figure 2. This feature reduces the receiver band’s noise and eliminates the need for a SAW filter at the outputs of TX switches 116. It is noted that in the present embodiment of the transmitter of Figure 2, the receiver band noise is dominated by the noise from the passive mixer circuit 182 in this whole chain arrangement. Since the passive mixers are clocked with LO signals having low rise and fall times which contribute minimum noise, this arrangement enables the omission of the traditional SAW filters at the transmitter’s outputs. Accordingly, this helps to minimize the number of required external components, the required the board area, and hence and reduces overall cost of the chip. The source follower drivers of the IQ mixers 108, DAC 108 and the PSKF 106 share a common power supply from voltage regulator 120.

[0024] Figure 6 is a circuit schematic of IQ mixers 108 according to an alternate embodiment. In this alternate embodiment, passive mixer circuit 250 is identical to that of passive mixer circuit 182 of Figure 5 and hence uses the same reference numbers for the NMOS transistors. Driver circuit 252 includes the same NMOS transistors, capacitors and resistors arranged in the same configuration as driver circuit 180 of Figure 5, but now includes additional inductors L. The additional inductors between the drivers and the passive mixer circuit 250 enable the passive mixer circuit 250 to see higher impedances back to the driver circuit 252. This can help improve the ACLR of the passive mixer circuit 250 with the driver circuit 252. It is noted that the additional passive poles are optional, and may be omitted in alternate embodiments by removing capacitances C, Ca andCb, and by replacing the resistance R with a direct connection to inputs of the passive mixer circuit 182.

[0025] Returning to Figure 2, the output signals from the IQ mixers are provided to DVGA 113, where the signals could be either amplified or attenuated accordingly during transmission via the digital control signals DIG_CTRL from the baseband circuitry. In the present embodiments, DVGA 113 achieves a large dynamic range by having transistors sized specifically sized and/or the bias current being adjusted. The DVGA 113 has transistor sizes scaled and at the same time, the bias current is scaled to reduce the output power to a device matching limit. Because the size of the transistor is fixed to a minimum size, the biasing current can be reduced to further decrease the output power.
This concept illustrated in the block diagram of DVGA 113 shown in Figure 7. The DVGA 260 is subdivided into a WDAC block 262 and an IDAC block 264. The WDAC block 262 is further subdivided into a WDAC coarse sub-block 266 and a WDAC fine sub-block 268. Similarly, the IDAC block 264 is further subdivided into an IDAC coarse sub-block 270 and an IDAC fine sub-block 272. Circuit detail embodiments these blocks of DVGA 113 are shown in Figures 8, 9 and 10.

Figure 8 is a circuit schematic of the WDAC block 262 according to a present embodiment. It is assumed for the present discussion that the current IBIAS is constant, and provided by any known circuit. The outputs of the WDAC coarse sub-block 266 and the WDAC fine sub-block 268 are connected together as shown by output lines 280 and 282. In an example of the present embodiment, the WDAC coarse sub-block 266 consists of N number of unit current cells connected in parallel where N is an integer number, and the WDAC fine sub-block 268 consists of ten unit current cells connected in parallel. Figure 8 only shows one unit current cell in each of the WDAC coarse sub-block 266 and the WDAC fine sub-block 268. Each unit current cell includes NMOS transistors 284, 286, 288, 290, 292 and 294. The gate terminals of transistors 284 and 290 receive a dedicated enable signal ENA, while the gates of transistors 288 and 292 receive the complement of the enable signal ENA_B. Input transistors 286 and 294 receive input signals VINP and VINN, via capacitors C1 and C2, respectively. Capacitors C1 and C2 receive the MIXOUTP and MIXOUTM outputs of IQ mixers 108. A diode connected NMOS transistor 296 acts as a current source for providing a bias current IBIAS that is provided to the gates of input transistors 286 and 294 of each unit current cell through resistors R1 and R2. With N unit current cells in WDAC coarse sub-block 266, there are N dedicated complementary enable signals ENA and ENA_B. Therefore, any number of the N unit current cells of WDAC coarse sub-block 266 can be enabled to drive VOUTP and VOUTN output lines 280. In the present embodiments, N is determined by the desired output dynamic range, and the dedicated complementary enable signals ENA and ENA_B can be provided as part of DIG_CTRL to enable any number of the N unit current cells. For example, to achieve dynamic range of 45dB, N is changed from 512 to 3 through the control word. Note also that all transistors are sized the same to obtain device matching in the present embodiment.

The WDAC fine sub-block 268 is similarly configured to WDAC coarse sub-block 266, and receives in parallel input signals RFINP and RFINN. Each unit current cell of WDAC fine sub-block 268 includes NMOS transistors 298, 300, 302, 304, 306 and 308 configured in the same manner as NMOS transistors 284, 286, 288, 290, 292 and
294. The gate terminals of transistors 298 and 304 receive an enable signal ENB, while
the gates of transistors 302 and 306 receive the complement of the enable signal ENB_B.
Input transistors 300 and 308 receive input signals VINF and VINF, via capacitors C1F
and C2F, respectively. Capacitors C1F and C2F receive the MIXOUTP and MIXOUTM
outputs of IQ mixers 108 A diode connected NMOS transistor 312 acts as a current
source for providing a bias current IBIAS/10 that is provided to the gates of input
transistors 300 and 308 of each cell through resistors R1F and R2F. In the present
embodiment where there are ten unit current cells in WDAC fine sub-block 268, there are
ten corresponding dedicated complementary enable signals ENB and ENA_B. Therefore,
any number of the ten unit current cells of WDAC fine sub-block 268 can be enabled to
drive VOUTP and VOUTN output lines 280. Accordingly, the dedicated complementary
enable signals ENB and ENB_B can be provided as part of DIG_CTRL to enable any
number of the ten unit current cells. The set of dedicated complementary enable signals
ENA and ENA_B and the set of dedicated complementary enable signals ENB and
ENB_B are referred to as a number of unit (NOU) code.

[0029] The WDAC fine sub-block 268 is biased with 1/10 of the IBIAS current, and
hence the dc gate voltages to VINF, VINF and VINF, VINF are different.
Consequently, different resistors R1F and R2F and capacitors C1F and C2F are used for
the WDAC fine sub-block 268. While the embodiment of Figure 8 can achieve the desired
DVGA operation the current densities of the transistors in the WDAC coarse sub-block
266 and WDAC fine sub-block 268 can be different due to the manufacturing process.
Thus it is possible that RF performance between the WDAC coarse sub-block 266 and
the WDAC fine sub-block 268 will differ, thereby causing potential nonlinear delta errors
between NOU codes within signal DIG_CTRL that change the number of unit current cells
being activated.

[0030] Figure 9 illustrates an alternative embodiment of the WDAC fine sub-block
268 of Figure 8. This alternate WDAC fine sub-block 350 minimizes this delta error and
consists of a single input cell 352 and a current steering block 354. The input cell 352
includes NMOS transistors 356, 358, 360 and 362, and resistors RCM1, RCM2. The input
cell 352 is similar in configuration to a unit current cell of the WDAC fine sub-block 268,
but omits the NMOS transistors that selectively couple the cell outputs to output lines 280
and 282. Furthermore, resistors RCM1 and RCM2 couple the drain terminals of both
transistors 356 and 358 to a common node that is fed back to the current steering block
354. The current steering block 354 includes an operational amplifier (op-amp) 364, a set
of first NMOS steering transistors 366 to 368, a set of second NMOS steering transistors
370 to 372, and a first set of switch element pairings VS1/VS1B to VSn/VSBn, and a second set of switch element pairings VSB1/VS1 to VSBn/VSn. It is noted that only a portion of the schematic is shown, and that VOUTN is connected transistors and switch elements having the same configuration as NMOS steering transistors 366 to 368, NMOS steering transistors 370 to 372, the first set of switch element pairings VS1/VS1B to VSn/VSBn, and the second set of switch element pairings VSB1/VS1 to VSBn/VSn. In the present example, variable "n" is 10. For the listed switch pairings, the first switch label corresponds to the switch element that connects the gates of the first and second sets of NMOS transistors to the output of the op-amp 364, while the second switch label corresponds to the switch element that connects the gates of the first and second sets of NMOS transistors to VSS. In the presently used naming convention, the additional letter "B" in the switch labels represents the complement of the root label name. For example, VSB1 is the complement of VS1.

[0031] The WDAC fine sub-block 350 has a common mode feedback to op-amp 364, and a current steering block 354 which replaces the cascode transistors (eg. Transistors 298 and 304) in the unit current cell of Figure 8. The transistor's sizes in the input cell 352 are the same as the corresponding transistors WDAC coarse sub-block 266 of Figure 8 so that both circuits have the same RF performances. Typically, transistors 356 and 358 are minimally sized, and thus those transistors have large channel modulation effects that could affect the delta error between codes. A common mode feedback circuit which consists of resistors RCM1, RCM2 and op-amp 364 is used to set the drain voltages of NMOS transistors 356 and 358 to be the same as the drain voltage of transistor 296 in Figure 8. This is achieved by adjusting the gate voltages of the current steering block 354 via op-amp 364 and enabling/disabling of the switch elements VS1 to VSn and VSB1 to VSBn. The op-amp 364 has a reference voltage set to IBIAS, which is the drain voltage of transistor 296 in Figure 8. When all the transistors 366 to 368 are on and all the transistors 370 to 372 are off, all the current from transistor 356 is provided to VOUTP and thus the WDAC fine sub-block 354 is contributing the same output power as all ten enabled unit current cells of WDAC fine sub-block 268 of Figure 8.

[0032] Conversely, if all the transistors 366 to 368 are off and all the transistors 370 to 372 are on, the current from 356 is dumped to AVDD and the WDAC fine sub-block 354 is now delivering zero power. In another possible scenario, if one of the transistors 366 to 368 is on with the rest turned off, and one of the transistors 370 to 372 is turned off while the rest are turned on, then 1/10 of the power from transistor 356 is
delivered to VOUTP. This would be equivalent to having one unit current cell in WDAC fine sub-block 268 being enabled. For the embodiment of Figure 9, the NOU code includes the set of dedicated complementary enable signals ENA/ENA_B and the set of selection signals for enabling or disabling switch elements VS1 to VSn and VSB1 to VSBn.

Accordingly, the presently shown DVGA embodiments could implement an NOU value of 12.3 for example. Here, 12 unit current cells in the WDAC coarse sub-block 266 of Figure 8 are selected to be turned on, and in the WDAC fine sub-block 350 of Figure 9, only three of the transistors 366 to 368 are on while only three of the transistors 370 to 372 are turned off. Hence the WDAC coarse sub-block 266 contributes 12 units of current while the WDAC fine sub-block 354 contributes the 0.3 unit of current. This is due to the fact that in the presently described example configuration, the WDAC fine sub-block 354 (or WDAC fine sub-block 268) only receives 1/10 the IBIAS current, hence each current steering transistor (or unit current cell) provides 1/10 output current.

One of the advantages of the present embodiment is that the current steering block 354 does not require a high level of device matching, and the DVGA dynamic range is easily extended by more than 20dB relative to an embodiment where only the WDAC coarse sub-block 266 is used. With the common mode circuit, the delta error is reduced and monotonicity is maintained.

In the presently described embodiment of DVGA 260, it has been assumed that IBIAS is constant. The output dynamic range can be further expanded when the IBIAS current that supplies the WDAC block 262 is either increased or reduced.

Figure 10 is a circuit schematic of IDAC block 264 of Figure 7 that consists of IDAC coarse sub-block 270 and IDAC fine sub-block 272 that supplies an adjustable IBIAS to the WDAC block 262. In the present embodiment, the current sources are cascaded, however different arrangements may be used depending on the current accuracy requirement of the application. Each current source of IDAC coarse sub-block 270 includes a first PMOS transistor 380 and a second PMOS transistor 382 connected in series between the AVDD voltage the IBIAS node. There can be any number of current sources in IDAC coarse sub-block 270. Similarly, each current source of IDAC fine sub-block 272 includes a first PMOS transistor 384 and a second PMOS transistor 386 connected in series between the AVDD voltage the IBIAS node. There can be any number of current sources in IDAC fine sub-block 272. The first PMOS transistors of the IDAC coarse sub-block 270 are controlled by bias voltage VBIASC, while the first PMOS transistors of the IDAC fine sub-block 272 are controlled by a different bias voltage.
VBIASF. The second PMOS transistors of the IDAC coarse sub-block 270 are turned on and off by different control signals VSWC1, VSWC2 to VSWCn, where n is any integer value of at least 1. Similarly, the second PMOS transistors of the IDAC fine sub-block 272 are turned on and off by different control signals VSWF1, VSWF2 to VSWFn. In the present embodiment, control signals VSWF1 to VSWFn are included in the DIG_CTRL signal provided by the base band processor. Therefore, any number of current sources in IDAC coarse sub-block 270 and IDAC fine sub-block 272 can be turned on to tailor the current IBIAS.

[0037] In the present example, each unit current source in the IDAC fine sub-block 272 is 1/10 of the unit current source in the IDAC coarse sub-block 270. This can be achieved by adjusting VBIASF relative to VBIASC for example. The current ratio for the particular application can be generated depending on a current mirror ratio that one skill in the art that can easily manipulate. In an alternative embodiment, the IDAC fine sub-block 272 can employ the circuit techniques used for the current steering block 354 of Figure 9. In otherwords, a series of steering transistors and switch elements can be arranged to enable selective enabling of the steering transistors and dumping of current, as part of the fine current contribution to IBIAS.

[0038] As shown in Figure 2, the differential outputs VOUTP and VOUTN from DVGA 113 combined with the differential output GSMJDUT from the GSM drivers are provided to the input of the transformer 114. Figure 11 is a circuit schematic showing the interconnection of transformer 114 with the GSM drivers 112 and DVGA 113, according to a present embodiment. The circuit for transformer 114 is shown in box 400, and converts differential signals into a single-ended signal RFIN, and can have a turn ratio of 1:n. A simplified schematic of DVGA 113 is shown in box 402, while a simplified schematic of GSM drivers 112 is shown in box 404. Transformer 400 includes inductively coupled coil pairs 406 and 408, programmable capacitances C1p and C2p, and a GSM drivers enabling switch circuit consisting of complementary switch elements 410 and 412. Each coil pair includes a primary coil and a secondary coil, as should be known by persons skilled in the art. Transformer 400 receives as inputs VOUTP and VOUTN provided from either DVGA or GSM drivers 404.

[0039] The transformer 400 is designed to have tuning capabilities, and with programmable capacitances C1p and C2p, output power can be maximized while minimizing loss. It is noted from Figure 2 that a voltage regulator 122 provides the AVDD and AVSS supply to transformer 400. The GSM drivers enabling switch circuit connects the centre tap of the primary transformer to the voltage supply AVDD through switch
element 412 during WCDMA/EDGE modes of operation. Hence GSM drivers 404 is
disabled or turned off because switch element 412 is open to disconnect it from AVDD.
Alternately, the outputs of GSM drivers 404 can be tristated in response to the signal
controlling switch element 412. During the GSM mode of operation, the GSM drivers 404
is turned on by connecting its power supply rail to AVDD by closing switch element 412.
Switch element 410 is open, and DVGA 402 is turned off by setting enable signal EN to
the low logic level and its complement ENB to the high logic level.

The simplified DVGA 402 shows a unit current cell of the WDAC coarse
block 266 from Figure 8, and intentionally omits the other circuits to simplify the
schematic. Accordingly, the same reference numbers used in Figure 8 designate the
same circuit elements in DVGA 402 of Figure 11. The simplified GSM drivers 404
includes a pair of CMOS inverters, the first having a PMOS transistor 414 and an NMOS
transistor 416, and the second having a PMOS transistor 418 and an NMOS transistor
420. The first CMOS inverter receives digital input signal VLOP while the second CMOS
inverter receives digital input signal VLOM. Both VLOP and VLOM are differential signals
directly related to digital signals provided from the base band processor.

Finally, the single-ended output RFIN from the transformer 400 is
connected to multi-mode multi-band outputs via TX switches 116 of Figure 2. Each TX
switch of the present embodiment uses unique biasing schemes together with deep n-
well technologies to enable low-loss design while operating from a low supply voltage.
Furthermore, a separate voltage regulator 124 provides the AVDD and AVSS supplies.
With a digital decoder circuit, the TX switches 116 enables the transmitter to operate in a
convergence mode. A circuit schematic of one TX switch 450 is shown in Figure 12 with
its corresponding symbol shown in Figure 13. As shown in Figure 12, the RF input, RFIN
is coupled to the output RFOUT via coupling capacitor CM and switch transistor 452.
Transistor 452 is an NMOS transistor formed in its own well. In the present embodiment,
diode D1 is formed from a p-well to the deep n-well junction, and diode D2 is formed from
the deep n-well to the p-substrate junction. Both diodes are biased as shown in Figure 12.
The AVDDF and AVSSF voltages are connected to either noise resistant voltages
AVDDF_OFF or AVDDFJDN and AVSSF_OFF or AVSSFJDN respectively, via PMOS
transistors 454, 456, 458 and 460, where their gates are connected to complementary
switch signals VSW and VSWB as shown in Figure 12. The switch control input VSWIN is
connected to three inverters 462, 464 and 466 to generate control voltages of VSW and
VSWF. It is noted that VSWF is connected to the output of inverter 466 via resistor RG to
generate a floating voltage.
Following is a description of the operation of the TX switch circuits of Figure 12. When the TX switch is turned on, namely when VSWIN is at a high logic level, node n1 is pulled to ground through resistor RBIAS and transistor NMOS transistor 468. Transistor 450 is turned on via the gate-boosted voltage from VSWF, and consequently the signal RFIN is passed to the output RFOUT, with minimum loss. The AVDDF and AVSSF nodes are connected to AVDDFJDN and AVSSFJDN respectively. Conversely, when the TX switch is turned off, namely when VSWIN is at a low logic level, node n1 is pulled to AVDD through resistor RBIAS and PMOS transistor 470. Transistor 450 is turned off because VSWIN is at the low logic level, and consequently the signal RFIN does not pass to the output RFOUT. The AVDDF and AVSSF nodes at this time are connected to AVDDFJDN and AVSSFJDN respectively. Voltage nodes AVDDFJDN, AVDDFJDN, AVSSFJDN and AVSSFJDN are derived from the AVDD and AVSS supply voltage respectively, via resistor elements RAVDD and RAVSS. In the present example, it is assumed that multiple TX switches identical to the one of Figure 12 have their inputs connected together, therefore node n1 should be pulled either to AVDD or AVSS. Furthermore, transistors 454, 456, 458 and 460 are used to minimize coupling between AVDDFJDN and AVDDFJDN, and between AVSSFJDN and AVSSFJDN that could reduce the input-output isolation of the TX switches when it is turned off. This because in an embodiment where an array of TX switches of Figure 12 are used, there is the possibility that some TX switches are turned on and some are turned off.

Following is a description of the operation of the TX switch circuits of Figure 12. When the TX switch is turned on, namely when VSWIN is at a high logic level, node n1 is pulled to ground through resistor RBIAS and transistor NMOS transistor 468. Transistor 450 is turned on via the gate-boosted voltage from VSWF, and consequently the signal RFIN is passed to the output RFOUT, with minimum loss. The AVDDF and AVSSF nodes are connected to AVDDFJDN and AVSSFJDN respectively. Conversely, when the TX switch is turned off, namely when VSWIN is at a low logic level, node n1 is pulled to AVDD through resistor RBIAS and PMOS transistor 470. Transistor 450 is turned off because VSWIN is at the low logic level, and consequently the signal RFIN does not pass to the output RFOUT. The AVDDF and AVSSF nodes at this time are connected to AVDDFJDN and AVSSFJDN respectively. Voltage nodes AVDDFJDN, AVDDFJDN, AVSSFJDN and AVSSFJDN are derived from the AVDD and AVSS supply voltage respectively, via resistor elements RAVDD and RAVSS. In the present example, it is assumed that multiple TX switches identical to the one of Figure 12 have their inputs connected together, therefore node n1 should be pulled either to AVDD or AVSS. Furthermore, transistors 454, 456, 458 and 460 are used to minimize coupling between AVDDFJDN and AVDDFJDN, and between AVSSFJDN and AVSSFJDN that could reduce the input-output isolation of the TX switches when it is turned off. This because in an embodiment where an array of TX switches of Figure 12 are used, there is the possibility that some TX switches are turned on and some are turned off.

[0043] Figure 14 shows an array of TX switches 500 represented by the symbol of Figure 13, where all their RF input terminals are connected together to RFIN with n outputs. Accordingly, the first output is RFOUT1 and the last output is RFOUTn. There are n corresponding control inputs VSW1 to VSWn generated by a digital decoder 502. The inputs to the digital decoder 502 are convergence enable signal CONVJ2N and mode/band select signal MODE. When convergence enable is off, the control inputs from the mode/band select will pass RFIN to its desired output. For example, if RFOUT1, RFOUT2, RFOUT3, RFOUT4 and RFOUT5 are set for GSM/EDGE low bands, GSM/EDGE high bands, WCDMA low bands, WCDMA middle bands and WCDMA high bands respectively, and the desired output is GSM/EDGE low bands, the decoder will turn on the TX switch 500 that connects RFIN to RFOUT1. When convergence enable is on, all the WCDMA low bands are passed to RFOUT1, and all the WCDMA middle and high bands are passed to RFOUT2. This arrangement of TX switches enables the transmitter to implement convergence mode easily, while conserving silicon area and board area.
In the preceding description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the embodiments of the invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the invention. In other instances, well-known electrical structures and circuits are shown in block diagram form in order not to obscure the invention. For example, specific details are not provided as to whether the embodiments of the invention described herein are implemented as a software routine, hardware circuit, firmware, or a combination thereof.

The above-described embodiments of the invention are intended to be examples only. Alterations, modifications and variations can be effected to the particular embodiments by those of skill in the art without departing from the scope of the invention, which is defined solely by the claims appended hereto.
WHAT IS CLAIMED IS:

1. A multi-standard transmitter core, comprising

   a filter for receiving and filtering a differential transmission signal in accordance with a first standard of at least two different communication standards, the filter providing a differential filtered transmission signal;

   a mixer for receiving and upconverting the differential filtered transmission signal with an adjusted oscillator frequency for the first standard, the mixer providing a differential upconverted transmission signal;

   a digital variable gain amplifier (DVGA) for receiving the differential upconverted transmission signal and applying a gain factor to provide a first differential output signal for the first standard;

   a transformer for selectively receiving one of the first differential output signal and a second differential output signal corresponding to a second standard of the at least two different communication standards, the transformer having a primary coil and a secondary coil for converting one of the first differential output signal and the second differential output signal to a single-ended output signal.

2. The multi-standard transmitter core of claim 1, further including a digital driver circuit for providing the second differential output signal in response to a digital transmission signal.

3. The multi-standard transmitter core of claim 2, further including a programmable divider for receiving a local oscillator frequency and converting the local oscillator frequency into the adjusted oscillator frequency for one of the passive mixer and the digital driver circuit.

4. The multi-standard transmitter core of claim 2, wherein the second standard is a GSM standard, and the digital driver circuit is a GSM driver circuit.
5. The multi-standard transmitter core of claim 2, wherein the transformer includes a switch circuit for selectively connecting a voltage supply to a centre tap of the primary coil during operation of the first standard while disabling the digital driver circuit, the switch circuit enabling the digital driver circuit during operation of the second standard while disconnecting the voltage supply from the centre tap.

6. The multi-standard transmitter core of claim 1, wherein the transformer includes tunable capacitances connected to inputs of the transformer.

7. The multi-standard transmitter core of claim 1, wherein the mixer includes a driver circuit and a passive mixer, the driver circuit driving the differential filtered transmission signal through a passive mixer, the passive mixer receiving the adjusted oscillator frequency to provide the differential upconverted transmission signal.

8. The multi-standard transmitter core of claim 7, wherein the driver circuit includes input stages for providing corresponding outputs to passive filters, the passive filters having outputs coupled to the passive mixer.

9. The multi-standard transmitter core of claim 8, wherein the driver circuit includes inductors connected between the outputs of the passive filters and the passive mixer.

10. The multi-standard transmitter core of claim 1, wherein the DVGA includes a coarse gain block for providing a first current to differential output nodes in response to the differential upconverted transmission signal, the differential output nodes corresponding to the first differential output signal, and,

    a fine gain block for providing a second current to the differential output nodes in response to the differential upconverted transmission signal, the gain of the first differential output signal being a sum of an integer factor of a received bias current and a fraction of the bias current.

11. The multi-standard transmitter core of claim 10, wherein the coarse gain block includes a predetermined number of unit cells, each unit cell being selectively enabled to add one unit of the received bias current to the differential output nodes.
12. The multi-standard transmitter core of claim 10, wherein the fine gain block includes a predetermined number of unit cells, each unit cell being selectively enabled to add one fraction of the received bias current to the differential output nodes.

13. The multi-standard transmitter core of claim 10, wherein the fine gain block includes a current steering circuit having
   a first set of N transistors connected in parallel between the differential output nodes and input transistors receiving the differential upconverted transmission signal, where N is an integer number greater than 1,
   a second set of N transistors connected in parallel between a voltage supply and the input transistors,
   switch elements for enabling M transistors of the first set of N transistors, and for enabling N-M transistors of the second set of N transistors, where M is less than or equal to N, and
   an op-amp receiving the bias current and a common mode feedback signal from one of the input transistors for driving gate terminals of the enabled M transistors and the N-M transistors.

14. The multi-standard transmitter core of claim 10, wherein the DVGA includes a current block for adjusting the bias current.

15. The multi-standard transmitter core of claim 14, wherein the current block includes a coarse current sub-block for providing a coarse current in response to a first bias voltage, and
   a fine current sub-block for providing a fine current in response to a second bias voltage different than the first bias voltage, the bias current being a sum of the coarse current and the fine current.

16. The multi-standard transmitter core of claim 15, wherein the coarse current sub-block includes first individual current sources selectively enabled to provide the coarse current, and the fine current sub-block includes second individual current sources selectively enabled to provide the fine current.

17. The multi-standard transmitter core of claim 1, wherein the filter is programmable to adjust a corresponding corner frequency and Q parameter for the first standard.
18. The multi-standard transmitter core of claim 17, wherein the filter is a PSKF filter.

19. The multi-standard transmitter core of claim 1, further including a first transmission switch corresponding to the first standard and a second transmission switch corresponding to the second standard, the single-ended output signal being passed through one of the first transmission switch and the second transmission switch.

20. The multi-standard transmitter core of claim 19, further including a decoder for enabling at least one of the first transmission switch and the second transmission switch in response to an operating mode of the multi-standard transmitter core.

21. The multi-standard transmitter core of claim 20, wherein each of the first transmission switch and the second transmission switch includes a switch transistor for coupling the single-ended output signal to a transmission output when enabled by the decoder.

22. The multi-standard transmitter core of claim 21, wherein the switch transistor is an NMOS transistor formed in a dedicated p-well, the p-well being formed in an n-well, and the n-well is formed in a p-substrate.

23. The multi-standard transmitter core of claim 22, wherein the dedicated p-well is selectively coupled to one of a first noise resistant ground voltage and a second noise resistant ground voltage, and the p-well is connected to a VSS voltage supply.

24. The multi-standard transmitter core of claim 22, wherein the n-well is selectively coupled to one of a first noise resistant positive voltage and a second noise resistant positive voltage, and the p-well is connected to a VSS voltage supply.

25. The multi-standard transmitter core of claim 24, wherein each of the first transmission switch and the second transmission switch includes a voltage coupling circuit for selectively coupling the one of the first noise resistant positive voltage and the second noise resistant positive voltage to the n-well, the first noise resistant positive voltage being selected when the switch transistor is enabled by the decoder, the second
noise resistant positive voltage being selected when the switch transistor is disabled by
the decoder.
FIG. 5
5/12

FIG. 6
FIG. 7
FIG. 9

FIG. 10
FIG. 13
INTERNATIONAL SEARCH REPORT

International application No.
PCT/CA2009/001221

A. CLASSIFICATION OF SUBJECT MATTER
IPC: H04W 8/806 (2009.01), H03F 3/45 (2006.01), H04B 1/04 (2006.01)
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
H04W 8/806 (2009.01), H03F 3/45 (2006.01), H04B 1/04 (2006.01)
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database(s) consulted during the international search (name of database(s) and, where practicable, search terms used)
Canadian Patent Database, Delphion
Keywords: transmitter/TX/transceiver/TRX, multi/multiple/dual/plural, mode/standard/specification, filter, differential, mix*/modulat*/transvert, upconvert/up-convert/... frequency), amplifier/amp, gain, variable/chang/... variable/chang/...versatile, transform*/convert*/combin*, signal, reduce/minimize/save, chip/silicon, area/size/... wireless/mobile, terminal/device/handheld/handset/transceiver, programmable/tunable/adjustable, divider, tunable/adjustable, capacit*, filter, corner frequency, Q parameter, switch, transistor, NMOS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>WO 2007/033264 A1 (Sahota) 22 March 2007 (22-03-2007)</td>
<td>1, 2, 4, 7, 8, 19, 20</td>
</tr>
<tr>
<td>Y</td>
<td>Abstract;</td>
<td>3, 6, 17, 18, 21, 22</td>
</tr>
<tr>
<td></td>
<td>[0039]-[0043]; [0053]-[0070].</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Figures 1, 2, and 4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Col 2, lines 25-31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Abstract</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>US 2006/01 14979 A1 (Pedersen et al.) 1 June 2006 (01-06-2006)</td>
<td>17, 18</td>
</tr>
<tr>
<td></td>
<td>Abstract</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>US 5,253,202 (Bronner et al.) 12 October 1993 (12-10-1993)</td>
<td>21, 22</td>
</tr>
<tr>
<td></td>
<td>Abstract; page 6, claim 2</td>
<td></td>
</tr>
</tbody>
</table>

[X] Further documents are listed in the continuation of Box C.  [X] See patent family annex.

- * Special categories of cited documents
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may raise doubts on priority claims(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "K" document member of the same patent family

Date of the actual completion of the international search
6 October 2009 (06-10-2009)

Date of mailing of the international search report
15 October 2009 (15-10-2009)

Name and mailing address of the ISA/CA
Canadian Intellectual Property Office
Place du Portage I, Cl 14 - 1st Floor, Box PCT
50 Victoria Street
Gatineau, Quebec K1A 0C9
Facsimile No.: 001-819-953-2476

Authorized officer
Sara Li (819) 994-7493

Form PCT/ISA/210 (second sheet) (July 2009)
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>EP 1,667,335 A2 (Ishida) 7 June 2006 (07-06-2006) the whole document</td>
<td>1 to 25</td>
</tr>
<tr>
<td>A</td>
<td>WO 2008/139390 A1 (He) 20 November 2008 (20-11-2008) the whole document</td>
<td>1 to 25</td>
</tr>
<tr>
<td>A</td>
<td>WO 2007/147132 A2 (Venuti et al) 21 December 2007 (21-12-2007) the whole document</td>
<td>1 to 25</td>
</tr>
<tr>
<td>Patent Document Cited in Search Report</td>
<td>Publication Date</td>
<td>Patent Family Member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>------------------</td>
<td>--------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2007064833A1 22-03-2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 1947330A 11-04-2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2007522769T 09-08-2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2007022205A8 06-11-2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 3369044D1 12-02-1987</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 0086463B1 07-01-1987</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 60219836D1 06-06-2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 2004054099A1 24-06-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 4278285A 02-10-1992</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2006146917A1 06-07-2006</td>
</tr>
<tr>
<td>WO 20081 39390A1</td>
<td>20-11-2008</td>
<td>None</td>
</tr>
</tbody>
</table>