**Title:** POWER CONTROL CIRCUIT WITH ACTIVE IMPEDANCE TO PREVENT SENSING OF SPURIOUS INFORMATION

**Abstract:** A power control circuit (150) includes sensing circuitry (46) for sensing information about operation of a power device (42). The sensing circuitry receives a sense input signal from the power device through a gating device (60). The power control circuit also includes active impedance circuitry (160) for preventing the sense input signal from including spurious information received from the gating device. The active impedance circuitry can prevent the negative spikes from reaching the sensing circuitry when the diode is off. The active impedance circuitry can take the form of a transistor connected between a power supply and a sensing node. The active impedance device is switched on when the voltage across the power device exceeds a reference voltage, indicating the power device is off. The sensing circuitry and active impedance circuitry can be implemented on an integrated circuit.
POWER CONTROL CIRCUIT WITH ACTIVE IMPEDANCE TO PREVENT SENSING OF SPURIOUS INFORMATION

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates to a power control circuit with sensing circuitry to sense information about a power device and with active impedance circuitry to prevent sensing of spurious information. More particularly, the invention can be implemented in a noise immune power control circuit to eliminate spurious measurements due to high voltage surge and other causes.

2. Description of the Related Art:

Circuits for driving electrical devices such as motors typically include power devices such as power field effect transistors (FETs) across which output power is provided. The power FETs can, for example, be insulated gate bipolar transistors (IGBTs).

Circuit 10 in Fig. 1, for example, is a conventional motor controller circuit with low side power FET 12 and high side power FET 14 illustratively connected with diodes 16 and 18 in a half bridge between a DC bus supplying 1200 volts and a common ground. Circuit 10 includes integrated circuit (IC) 20, a representative power IC for this and similar applications. On the low side, IC 20 includes driver 22, comparator 24, and buffer 26, and on the high side, driver 30, comparator 32, and buffer 34.

IC 20 has output pins for controlling power FETs 12 and 14 and also input pins for receiving information about operation of FETs 12 and 14.

In circuit 10, output pins LO and HO serve respectively as gate control pins for FETs 12 and 14. The central node of the half bridge is connected to pin VS, and provides voltage potential to the output device, in this case a motor.
Low side desat/voltage feedback (DSL/VFL) input pin serves to receive information about operation of FET 12, while high side desat/voltage feedback (DSH/VFH) input pin serves to receive information about operation of FET 14. The DSL/VFL and DSH/VFH pins provide desat input indicating a short circuit condition across a power FET, in response to which circuit 10 switches into a soft shutdown mode. The DSL/VFL and DSH/VFH pins also provide voltage feedback input indicating voltage across a power FET, in response to which a microprocessor controller for circuit 10 can manage power output to increase system efficiency. The DSL/VFL and DSH/VFH pins are examples of sensing nodes for connecting to power devices like FETs 12 and 14.

Information detected through desat and voltage feedback inputs of IC 20 can be understood from circuit 40 in Fig. 2, whose components represent either low or high side components of circuit 10, as suggested by the pin labels. In Fig. 2, components on IC 20 are shown at left, while components on a board on which IC 20 is mounted are shown at right.

In circuit 40, power FET 42, for example, represents either FET 12 or FET 14, with its gate connected either to the LO or the HO pin, which in turn receives gate control voltage from driver 44, representing either driver 22 or driver 30 on IC 20. Similarly, comparator 46 represents either comparator 24 or comparator 32, and buffer 48 represents either buffer 26 or buffer 34. Comparator 46 serves as part of sensing circuitry, providing a sense result signal in response to a sense input signal that includes information received at the DS/VF pin. The sense result signal at the output of comparator 46 includes information derived from the sense input signal about operation of FET 42.

The DS/VF pin is connected to a power supply, either $V_{cc}$ or output pin VB, through resistance 50, representing resistance 52 or resistance 54 in circuit 10. Resistance 50, which could for example be 100 Kohms, provides a sufficiently high impedance to reduce current.
Pin DS/VF senses the source to drain voltage across FET 42 through high voltage diode 60, representing diode 62 or diode 64 in circuit 10. Under normal conditions, diode 60 is forward biased and turns on when FET 42 is on; then, when FET 42 turns off, diode 60 becomes reverse biased and also turns off; then, when FET turns on again, diode 60 again becomes forward biased and turns on.

One function of diode 60 is to allow detection of a short circuit condition in which voltage across FET 42 is high even though FET 42 is gated on. When a short circuit condition occurs while FET 42 is on, damage to FET 42 must be prevented by turning it off through its gate signal. The short circuit condition causes the voltage at node 66 to rise, and diode 60 becomes reverse biased and turns off, indicating detection of the short circuit condition. As a result, current begins to flow through the path from $V_{CC}$ or $VB$ through resistances 50, 70, and 72 to ground, in which resistances 70 and 72 are illustratively at 200 Kohms and 500 Kohms, respectively. The voltage at the DS/VF pin rises, and the voltage to the “+” input of comparator 46 also rises relative to the “−” pin. As a result, the output from comparator 46 goes high, indicating the short circuit condition turning off driver 44, which then turns off FET 42 through the gate signal.

One problem with the circuitry in Figs. 1 and 2, referred to herein as “the interference problem”, relates to high frequency noise from the DC bus. As shown in dashed lines, diode 60 behaves like capacitance 74 when it is off, allowing high frequency noise to reach comparator 46. For example, capacitance 74 can pass both negative and positive spikes, as shown by the waveforms in circle 76. A negative spike can pull down the voltage at the “+” input of comparator 46, falsely indicating a short circuit condition.

Another problem, referred to herein as “the sensing problem”, relates to voltage feedback (VFB) information received through the DS/VF pin. To increase system efficiency, accurately timed VFB information indicating when FET 42 turns on and off should be provided to the controller, allowing it to make appropriate
adjustments. In circuit 40, VFB information can be obtained using the same circuitry that detects short circuit conditions, by comparing the DS/VF pin voltage to a threshold or reference voltage received at the "-" input of comparator 46 from voltage source 80, representing either voltage source 82 or voltage source 84 on IC 20, which could be implemented, for example, with a zener diode or other appropriate device. Comparator 46 in turn provides a signal with VFB information to a microprocessor controller through buffer 48 and the VFL or VFH output pin.

When FET 42 is turned off, the DS/VF pin is at a high voltage relative to the threshold and comparator 46 provides a high output to buffer 48. Similarly, when FET 42 is turned on, the DS/VF pin is at a low voltage relative to the threshold and comparator 46 provides a low output to buffer 48.

The sensing problem arises because spurious signals can be provided while FET 42 makes a transition from off to on, as illustrated in Fig. 3. The upper waveform in Fig. 3 shows the voltage across FET 42, the middle waveform the voltage at the DS/VF pin relative to ground, and the lower waveform the VFB signal provided by comparator 46 through buffer 48 to the VFL or VFH pin.

From t0 to t1, FET 42 is turned off and the voltage across it has a high value of several hundred volts, as illustrated by segment 100 of the upper waveform. As a result, diode 60 is off, so that the voltage at the DS/VF pin is also high relative to ground, as illustrated by segment 102, and comparator 46 provides a high signal indicating that its "+" input is at a higher voltage than its "-" input, as illustrated by segment 104.

At t1, driver 44 begins to provide a high gate signal to FET 42 to turn it on. As a result, the voltage across FET 42 makes a rapid transition downward of several hundred volts in a few hundred nanoseconds, illustratively shown by segment 110.

During the off-to-on transition of FET 42, diode 60 remains temporarily off and therefore acts as a capacitor, so that a high frequency negative
spike that passes through to the DS/VF pin, illustrated by segment 112, can cause comparator 46 to change state, illustrated by transition 114 at t2. This change of state does not accurately indicate a time at which the voltage across FET 42 crosses a threshold voltage VTH, however, because the voltage across FET 42 still exceeds the VTH.

During an on-to-off transition of FET 42, illustrated by the waveform segments between times t6, t7, and t8, diode 60 is on and the change of state of comparator 46 at t7 is accurately timed.

A central cause of the sensing problem is diode capacitance coupling during an off-to-on transition, leading to inaccurate VFB signal timing. As a result of coupling across diode 60, negative spikes and other spurious voltage variations can reach the DS/VF pin as a result of inaccurately timed state changes by comparator 46. In addition, changes in the sizes of FET 42 and diode 60 as well as changes in the board and in the slope of segment 110 can affect VFB signal timing, contributing to VFB inaccuracies.

**SUMMARY OF THE INVENTION**

The present invention provides a new power control circuit that includes correction circuitry that prevents spurious information in a sense input signal. As a result, the correction circuitry alleviates the interference and sensing problems described above.

Like the circuits described above, the new circuit includes sensing circuitry, which can include a comparator as described above or other appropriate components to provide a sense result signal in response to a sense input signal: The sense input signal includes information received through a gating device, such as a diode or other appropriate device connected between the sensing circuitry and a power device; the sense result signal in turn includes information derived from the sense input signal about operation of the power device.
In addition, the circuit of the present invention includes correction circuitry that prevents the sense input signal from including spurious information received from the gating device. This elegant technique alleviates the interference and sensing problems described above and can be implemented with relatively simple circuitry.

Spurious information from the gating device can take the form of negative spikes, as described above. The correction circuitry can accordingly prevent negative spikes in the sense input signal. If the gating device is a diode and the power device is a FET, the correction circuitry can prevent negative spikes except when the FET is on.

The correction circuitry can, for example, include a switchable or “active” impedance that can be turned on to prevent spurious information. For example, the switchable impedance can be turned on when the power device is turned off and, conversely, turned off when the power device is turned on.

Where the sensing circuitry includes a comparator, as described above, the correction circuitry can receive the sense result signal from the comparator’s output. The correction circuitry can prevent negative spikes when the sense result signal indicates that the sense input signal is greater than a reference signal, indicating that the power device is off.

The circuit of the present invention can be embodied in an integrated circuit that includes sensing circuitry and correction circuitry. As described above, the integrated circuit can have a sensing node for connecting to the FET or other power device through the diode or other gating device. The switchable impedance can be connected between a power supply and the sensing node. Where the integrated circuit include components such that the sense input signal drops below a reference voltage if the gating device turns off, including a resistance between the power supply and the sensing node, the switchable impedance can be parallel to this resistance. The correction circuitry can also include switching circuitry for switching
the impedance on and off in response to a signal indicating whether the power device is on or off, with the switchable impedance being turned on except when the power device is on. The signal indicating the device’s state can be provided by a comparator in the correction circuitry, or it can be received from the sensing circuitry.

Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.

**BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a schematic circuit diagram showing a conventional integrated power control circuit driving a half bridge motor controller with high and low side power field effect transistors (FETs), each with a respective driver and circuitry for sensing power FET operation.

Fig. 2 is a schematic circuit diagram showing in greater detail some components of the high or low side of the conventional circuit in Fig. 1 for sensing short circuit and voltage feedback through a desat/voltage feedback (DS/VF) input pin.

Fig. 3 is a timing diagram showing the relation between three voltages in the circuit of Figs. 1 and 2—across a power FET, at the respective DS/VF pin, and at the respective voltage feedback output pin—to illustrate inaccuracies in voltage feedback sensing.

Fig. 4 is a schematic circuit diagram of a power control circuit with a switchable impedance between a power supply and a DS/VF pin.

Fig. 5 is a schematic circuit diagram of another power control circuit showing an implementation of a switchable impedance between a power supply and a DS/VF pin.
Fig. 6 is a timing diagram showing the relation between three voltages as in Fig. 3 for circuits like those in Figs. 4 and 5, illustrating accurate voltage feedback sensing.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

In Fig. 4, circuit 150 includes components on IC 152 and on board 154 on which IC 152 may be mounted. Components equivalent to components in Fig. 2 are labeled with the same reference numerals and can be understood from the above description.

Circuit 150 includes active bias circuitry 160 on IC 152. Circuitry 160 functions as correction circuitry to prevent the upper input signal to comparator 46 from including spurious information received from diode 60. By preventing spurious information, circuitry 160 alleviates the interference and sensing problems described above. Various other types of correction circuitry could be used in power control circuits with similar or different types of sensing circuitry.

Circuitry 160 includes switchable impedance element 162, an FET, connected between a power supply and the DS/VF pin to provide an active impedance at the pin. Impedance element 162 is parallel to resistance 50, shown in Fig. 4 as on IC 152 but which could instead be on the board on which IC 152 is mounted, as in Figs. 1 and 2. Impedance element 162 can be switched to prevent a negative spike from reaching comparator 46 without unnecessary increase in current. In contrast, merely reducing resistance 50 would reduce the effect of a negative spike, but would increase current.

Element 162 is illustratively switched by output from comparator 164, with its “+” input connected to receive the voltage at the DS/VF pin and its “−" input connected to receive an appropriate reference voltage from voltage source 166, which is shown as a battery but could be implemented with a zener diode or other
appropriate device. When the output from comparator 164 is low, element 162 is
turned off, but when comparator output is high, element 162 is turned on.

When FET 42 is on and voltage at DS/VF is low, amplifier 164
provides a low output, turning off element 162. In this case, no active impedance is
provided, and the DS/VF pin sees the high impedance input of comparator 46 and a
low impedance through diode 60 and FET 42, both of which are turned on. As a
result, any spikes will follow the low impedance path through FET 42 to ground.

But when FET 42 is off and voltage at DS/VF is higher than the
reference voltage from source 166, comparator 164 provides a high output, turning
on element 162 to provide an active impedance at the DS/VF pin. In this case, the
DS/VF pin sees a sufficiently low impedance through element 162 to sink a high
frequency negative spike received as a result of capacitive coupling across diode 60.
This solution therefore alleviates the interference problem.

In Fig. 5, circuit 180 similarly includes components on IC 182 and on
board 184 on which IC 182 may be mounted. Components equivalent to components
in Figs. 2 and 4 are labeled with the same reference numerals and can be understood
from the above description.

Circuit 180 includes active bias circuitry 190, a more specific
implementation of active bias circuitry 160 in Fig. 4. Therefore, circuitry 190
similarly functions as correction circuitry, preventing spurious information and
alleviating the interference and sensing problems described above.

Circuitry 190 includes transistor 192, which can be an enhancement
mode device that is turned on by a negative gate voltage or any other appropriate
switchable impedance device. Like element 162 in Fig. 4, the channel of transistor
192 is connected between a power supply and the DS/VF pin to provide an active
impedance at the pin in parallel with resistance 50. When on, transistor 192 can sink
any high frequency negative spikes received as a result of capacitive coupling across
diode 60, preventing a negative spike from reaching comparator 46 and alleviating
the interference problem.

Output from comparator 46 is provided to the gate of transistor 192
through inverter 194, because transistor 192 is turned on by a negative voltage.
When the output from comparator 46 is low, transistor 192 is turned off, but when
comparator output is high, transistor 192 is turned on. As discussed above, output
from comparator 46 is high when FET 42 is off, and the active impedance provided
when transistor 192 is on therefore prevents negative spikes from reaching
comparator 46 at such times. In this implementation, comparator 46, in addition to
its sensing function, performs the function performed by comparator 164 in Fig. 4,
providing a signal indicating the state of FET 42.

Fig. 6 illustrates how the techniques in Figs. 4 and 5 alleviate the
sensing problem, which shows counterpart waveforms to those in Fig. 3.

From t0' to t1', FET 42 is turned off and the voltage across it has a
high value of several hundred volts, as illustrated by segment 200 of the upper
waveform. As a result, diode 60 is off, so that the voltage at the DS/VF pin is also
high relative to ground, as illustrated by segment 202, and comparator 46 provides a
high signal indicating that its “+” input is at a higher voltage than its “−” input, as
illustrated by segment 204.

At t1', driver 44 begins to provide a high gate signal to FET 42 to turn
it on. As a result, the voltage across FET 42 makes a rapid transition downward
from several hundred volts to a few hundred millivolts, illustratively shown by
segment 210.

During the off-to-on transition of FET 42, diode 60 remains
temporarily off and therefore acts as a capacitor, so that a high frequency negative
spike could pass through to the DS/VF pin. But segment 202 continues at the same
voltage an active impedance, provided either by element 162 in Fig. 4 or transistor
192 in Fig. 5, holds the voltage at the DS/VF pin and sinks high frequency spikes.
As a result, the active impedance prevents the spikes from reaching the “+” input of comparator 46, and segment 204 continues at the same voltage because the output from comparator 46 is unchanged.

At time \( t_5' \), however, the voltage across FET 42 crosses below the threshold voltage \( V_{TH} \) at which diode 60 switches on. As a result, voltage at the DS/VF pin makes a rapid transition downward, illustrated by segment 212, causing a low sense input signal at the “+” input of comparator 46. Comparator 46 immediately changes state to provide a low output, illustrated by transition 214 immediately after \( t_5' \). Unlike transition 114 in Fig. 3, this change of state accurately indicates a time at which the voltage across FET 42 crosses \( V_{TH} \).

During an on-to-off transition of FET 42, illustrated by the waveform segments between times \( t_6', t_7', \) and \( t_8' \), diode 60 is on and the change of state of comparator 46 at \( t_7' \) is accurately timed, as in Fig. 3.

Therefore, the techniques in Figs. 4 and 5 alleviate both the interference and sensing problems.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.
WHAT IS CLAIMED IS:

1. A power control circuit for controlling power provided across a power device, comprising:
   - sensing circuitry for providing a sense result signal in response to a sense input signal, the sense input signal including information received through a gating device connected between the sensing circuitry and the power device; the sense result signal including information derived from the sense input signal about operation of the power device; and
   - correction circuitry for preventing the sense input signal from including spurious information received from the gating device.

2. The circuit of claim 1 in which the gating device provides spurious negative spikes, the correction circuitry preventing negative spikes in the sense input signal.

3. The circuit of claim 2 in which the gating device is a diode and the power device is a field effect transistor (FET); the diode being turned on when the FET is on and being turned off when the FET is off; the correction circuitry preventing negative spikes in the sense input signal except when the FET is on.

4. The circuit of claim 1 in which the sensing circuitry includes a comparator for comparing signals received at first and second inputs and for providing the sense result signal at an output, the first input receiving the sense input signal and the second input receiving a reference signal; the correction circuitry receiving the sense result signal from the comparator’s output and preventing
negative spikes in the sense input signal when the sense result signal indicates that the sense input signal is greater than the reference signal.

5. The circuit of claim 4, further comprising an integrated circuit that includes the sensing circuitry and the correction circuitry; the integrated circuit further including:

a sensing node for connecting to the power device through the gating device; and

a voltage source connected to provide the reference signal to the comparator's second input, a first resistance between a supply voltage and the sensing node, a second resistance between the sensing node and the comparator's first input, and a third resistance between the comparator's first input and ground; the voltage source and the first, second, and third resistances having values such that the sense input signal drops below the reference signal if the gating device turns on; the correction circuitry including a switchable impedance parallel to the first resistance, the switchable impedance being turned on only when the sense result signal indicates that the sense input signal is greater than the reference signal.

6. The circuit of claim 1, further comprising an integrated circuit that includes the sensing circuitry and the correction circuitry; the integrated circuit further including a sensing node for connecting to the power device through the gating device; the correction circuitry including a switchable impedance between a power supply and the sensing node and switching circuitry for switching the impedance on and off in response to a device state signal indicating whether the power device is on or off, the switchable impedance being turned on except when the device state signal indicates that the power device is on.
7. The circuit of claim 6 in which the correction circuitry further includes a comparator for comparing signals received at first and second inputs and for providing the device state signal at its output, the first input receiving a voltage at the sensing node and the second input receiving a reference voltage; the comparator's output being connected for turning the switchable impedance on only when the device state signal indicates that the sensing node voltage is greater than the reference voltage.

8. The circuit of claim 6 in which the sensing circuitry provides the device state signal to the switching circuitry.

9. An integrated power control circuit for controlling power provided across a power device, comprising:
   a sensing node for connecting to the power device through a gating device;
   sensing circuitry for providing a sense result signal in response to a sense input signal, the sense input signal including information received at the sensing node through the gating device; the sense result signal including information derived from the sense input signal about operation of the power device; and correction circuitry for preventing the sense input signal from including spurious information received at the sensing node from the gating device.

10. The circuit of claim 9 in which the sensing node is a desat/voltage feedback pin and in which the gating device provides spurious negative spikes to the sensing node, the correction circuitry being connected to the sensing node to prevent negative spikes in the sense input signal.
11. The circuit of claim 10 in which the gating device is a diode and the power device is a field effect transistor (FET); the diode being turned on when the FET is on and being turned off when the FET is off; the correction circuitry preventing negative spikes in the sense input signal except when the FET is on.

12. The circuit of claim 9 in which the sensing circuitry includes a comparator for comparing signals received at first and second inputs and for providing the sense result signal at an output, the first input receiving the sense input signal and the second input receiving a reference signal; the correction circuitry receiving the sense result signal from the comparator’s output and preventing negative spikes in the sense input signal only when the sense result signal indicates that the sense input signal is greater than the reference signal.

13. The circuit of claim 12, further comprising a voltage source connected to provide the reference signal to the comparator’s second input, a first resistance between a supply voltage and the sensing node, a second resistance between the sensing node and the comparator’s first input, and a third resistance between the comparator’s first input and ground; the capacitance and the first, second, and third resistances having values such that the sense input signal drops below the reference signal if the gating device turns on; the correction circuitry including a switchable impedance path parallel to the first resistance, the switchable impedance path being turned on only when the sense result signal indicates that the sense input signal is greater than the reference signal.

14. The circuit of claim 9 in which the correction circuitry includes a switchable impedance between a power supply and the sensing node and switching circuitry for switching the impedance on and off in response to a device state signal indicating whether the power device is on or off, the switchable
impedance being turned on except when the device state signal indicates that the power device is on.

15. The circuit of claim 14 in which the correction circuitry further includes a comparator for comparing signals received at first and second inputs and for providing the device state signal at its output, the first input receiving a voltage at the sensing node and the second input receiving a reference voltage; the comparison result signal being connected for turning the switchable impedance on only when the device state signal indicates that the sensing node voltage is greater than the reference voltage.

16. The circuit of claim 14 in which the sensing circuitry provides the device state signal to the switching circuitry.

17. An integrated power control circuit for controlling power provided across high and low side power devices connected in a half bridge, the circuit comprising high side circuitry for controlling the high side power device and low side circuitry for controlling the low side power device;

the high side circuitry comprising:

a first sensing node for connecting to the high side power device through a first gating device;

first sensing circuitry for providing a first sense result signal in response to a first sense input signal, the first sense input signal including information received at the first sensing node through the first gating device; the first sense result signal including information derived from the first sense input signal about operation of the first power device; and
first correction circuitry for preventing the first sense input signalrom including spurious information received at the first sensing node from the first
40 gating device; and
the low side circuitry comprising:
a second sensing node for connecting to the low side power device
through a second gating device;
second sensing circuitry for providing a second sense result signal in
response to a second sense input signal, the second sense input signal including
information received at the second sensing node through the second gating device;
the second sense result signal including information derived from the second sense
input signal about operation of the second power device; and
second correction circuitry for preventing the second sense input
50 signal from including spurious information received at the second sensing node from
the second gating device.
18. A power control circuit for controlling power provided across a power device by a driving circuit, comprising:

sensing circuitry for providing a sense result signal for controlling said driving circuit in response to a sense input signal, the sense input signal including information received through a gating device connected between the sensing circuitry and the power device; the sense result signal including information derived from the sense input signal about operation of the power device; and

correction circuitry for preventing the sense input signal from including spurious information received from the gating device.

19. The circuit of claim 18, further comprising a driving circuit, wherein said driving circuit receives an input voltage and generates a driving signal for providing said power across said power device.

20. The circuit of claim 18 in which the gating device provides spurious negative spikes, the correction circuitry preventing negative spikes in the sense input signal.

21. The circuit of claim 20 in which the gating device is a diode and the power device is a field effect transistor (FET); the diode being turned on when the FET is on and being turned off when the FET is off; the correction circuitry preventing negative spikes in the sense input signal except when the FET is on.

22. The circuit of claim 18 in which the sensing circuitry includes a comparator for comparing signals received at first and second inputs and for providing the sense result signal at an output, the first input receiving the sense input signal and the second input receiving a reference signal; the correction circuitry receiving the sense result signal from the comparator's output and preventing negative spikes in the sense input signal when the sense result signal indicates that the sense input signal is greater than the reference signal.

23. The circuit of claim 22, further comprising an integrated circuit that includes the sensing circuitry and the correction circuitry; the integrated circuit further including:

a sensing node for connecting to the power device through the gating device; and

a voltage source connected to provide the reference signal to the comparator's second input, a first resistance between a supply voltage and the a sensing node, a second resistance between the sensing node and the comparator's first input, and a third resistance
between the comparator's first input and ground; the voltage source and the first, second, and third resistances having values such that the sense input signal drops below the reference signal if the gating device turns on; the correction circuitry including a switchable impedance parallel to the first resistance, the switchable impedance being turned on only when the sense result signal indicates that the sense input signal is greater than the reference signal.

24. The circuit of claim 18, further comprising an integrated circuit that includes the sensing circuitry and the correction circuitry; the integrated circuit further including a sensing node for connecting to the power device through the gating device; the correction circuitry including a switchable impedance between a power supply and the sensing node and switching circuitry for switching the impedance on and off in response to a device state signal indicating whether the power device is on or off, the switchable impedance being turned on except when the device state signal indicates that the power device is on.

25. The circuit of claim 24 in which the correction circuitry further includes a comparator for comparing signals received at first and second inputs and for providing the device state signal at its output, the first input receiving a voltage at the sensing node and the second input receiving a reference voltage; the comparator's output being connected for turning the switchable impedance on only when the device state signal indicates that the sensing node voltage is greater than the reference voltage.

26. The circuit of claim 24 in which the sensing circuitry provides the device state signal to the switching circuitry.

27. An integrated power control circuit for controlling power provided across a power device by a driving circuit, comprising:

a sensing node for connecting to the power device through a gating device;
sensing circuitry for providing a sense result signal for controlling said driving circuit in response to a sense input signal, the sense input signal including information received at the sensing node through the gating device; the sense result signal including information derived from the sense input signal about operation of the power device; and
correction circuitry for preventing the sense input signal from including spurious information received at the sensing node from the gating device.
28. The circuit of claim 27, further comprising a driving circuit, wherein said driving circuit receives an input voltage and generates a driving signal for providing said power across said power device.

29. The circuit of claim 27, in which the gating device provides spurious negative spikes, the correction circuitry preventing negative spikes in the sense input signal.

30. The circuit of claim 27 in which the sensing node is a desat/voltage feedback pin and in which the gating device provides spurious negative spikes to the sensing node, the correction circuitry being connected to the sensing node to prevent negative spikes in the sense input signal.

31. The circuit of claim 30 in which the gating device is a diode and the power device is a field effect transistor (FET); the diode being turned on when the FET is on and being turned off when the FET is off; the correction circuitry preventing negative spikes in the sense input signal except when the FET is on.

32. The circuit of claim 27 in which the sensing circuitry includes a comparator for comparing signals received at first and second inputs and for providing the sense result signal at an output, the first input receiving the sense input signal and the second input receiving a reference signal; the correction circuitry receiving the sense result signal from the comparator's output and preventing negative spikes in the sense input signal only when the sense result signal indicates that the sense input signal is greater than the reference signal.

33. The circuit of claim 32, further comprising a voltage source connected to provide the reference signal to the comparator's second input, a first resistance between a supply voltage and the sensing node, a second resistance between the sensing node and the comparator's first input, and a third resistance between the comparator's first input and ground; the capacitance and the first, second, and third resistances having values such that the sense input signal drops below the reference signal if the gating device turns on; the correction circuitry including a switchable impedance path parallel to the first resistance, the switchable impedance path being turned on only when the sense result signal indicates that the sense input signal is greater than the reference signal.

34. The circuit of claim 27 in which the correction circuitry includes a switchable impedance between a power supply and the sensing node and switching circuitry for switching the impedance on and off in response to a device state signal indicating whether the
power device is on or off, the switchable impedance being turned on except when the device state signal indicates that the power device is on.

35. The circuit of claim 34 in which the correction circuitry further includes a comparator for comparing signals received at first and second inputs and for providing the device state signal at its output, the first input receiving a voltage at the sensing node and the second input receiving a reference voltage; the comparison result signal being connected for turning the switchable impedance on only when the device state signal indicates that the sensing node voltage is greater than the reference voltage.

36. The circuit of claim 34 in which the sensing circuitry provides the device state signal to the switching circuitry.

37. An integrated power control circuit for controlling power by respective high side and low side driving circuits across high and low side power devices connected in a half bridge, the circuit comprising high side circuitry for controlling the high side power device and low side circuitry for controlling the low side power device;

   the high side circuitry comprising:
   a first sensing node for connecting to the high side power device through a first gating device;
   first sensing circuitry for providing a first sense result signal for controlling said high side driving circuit in response to a first sense input signal, the first sense input signal including information received at the first sensing node through the first gating device; the first sense result signal including information derived from the first sense input signal about operation of the first power device; and
   first correction circuitry for preventing the first sense input signal from including spurious information received at the first sensing node from the first gating device; and
   the low side circuitry comprising:
   a second sensing node for connecting to the low side power device through a second gating device;
   second sensing circuitry for providing a second sense result signal for controlling said low side driving circuit in response to a second sense input signal, the second sense input signal including information received at the second sensing node through the second gating
device; the second sense result signal including information derived from the second sense input signal about operation of the second power device; and

second correction circuitry for preventing the second sense input signal from including spurious information received at the second sensing node from the second gating device.

38. The circuit of claim 37, wherein

said high side circuitry further comprises a high side driving circuit, wherein said high side driving circuit receives an input voltage and generates a driving signal for providing said power across said high side power device; and

said low side circuitry further comprises a low side driving circuit, wherein said low side driving circuit receives an input voltage and generates a driving signal for providing said power across said low side power device.

39. The circuit of claim 37, in which the gating device provides spurious negative spikes, the correction circuitry preventing negative spikes in the sense input signal.
FIG. 1
PRIOR ART
FIG. 2
PRIOR ART
FIG. 3
PRIOR ART
FIG. 4
FIG. 6
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

<table>
<thead>
<tr>
<th>IPC(7)</th>
<th>US CL</th>
<th>According to International Patent Classification (IPC) or to both national classification and IPC</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>IPC(7)</th>
<th>US CL</th>
</tr>
</thead>
<tbody>
<tr>
<td>HO3K 3/00</td>
<td>327/110,108,384</td>
</tr>
</tbody>
</table>

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)


Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 5,546,045 A (SAUER) 13 August 1996 (13.08.96), see Fig. 2.</td>
<td>1-17</td>
</tr>
<tr>
<td>A</td>
<td>US 5,376,846 A (HOUSTON) 27 December 1994 (27.12.94), see Fig. 2.</td>
<td>1-17</td>
</tr>
<tr>
<td>X</td>
<td>US 5,210,479 A (KIMURA et al.) 11 May 1993 (11.05.93), see Fig. 1.</td>
<td>1-17</td>
</tr>
<tr>
<td>A</td>
<td>US 4,910,416 A (SALCONE) 20 March 1990 (20.03.90), see Fig. 4.</td>
<td>1-17</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:

**A** document defining the general state of the art which is not considered to be of particular relevance

**B** earlier application or patent published on or after the international filing date

**L** document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

**O** document referring to an oral disclosure, use, exhibition or other means

**P** document published prior to the international filing date but later than the priority date claimed

**"** later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

**"X** document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

**"Y** document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

**"Z** document member of the same patent family

Date of the actual completion of the international search: 14 September 2002 (14.09.2002)

Date of mailing of the international search report: [Handwritten: 11/05/2002]

Name and mailing address of the ISA/US

[Handwritten: Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231]

Authorized officer

[Handwritten: Terry D. Cunningham]

Facsimile No. (703)305-3230

[Handwritten: 703-308-0956]