### **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

G06F 15/66

A1

(11) International Publication Number: WO 92/01995

(43) International Publication Date: 6 February 1992 (06.02.92)

(21) International Application Number: PCT/US91/05034

(22) International Filing Date: 17 July 1991 (17.07.91)

(30) Priority data: 554,327 19 July 1990 (19.07.90) US

(71) Applicant: EASTMAN KODAK COMPANY [US/US]; 343 State Street, Rochester, NY 14650 (US).

(72) Inventor: D'LUNA, Lionel, J.; 38 Lynette Drive, Rochester, NY 14616 (US).


(74) Agent: WOODS, David, M.; 343 State Street, Rochester, NY 14650-2201 (US). (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

#### **Published**

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: A DISTRIBUTED DIGITAL SIGNAL PROCESSING SYSTEM USING STANDARD RESOLUTION PROCESSORS FOR A HIGH RESOLUTION SENSOR



#### (57) Abstract

A digital processing architecture for a high resolution image sensor (40) uses a plurality of like digital processors (24a, 26a, 24b, 26b) for time-divided processing of the output of the sensor (40). Each processor is operational according to start and stop signals from a programmable sequencer (28'). In a preferred embodiment, two sets of processors handle a line resolution of 1024 pixels, one set (24a, 26a) doing the first half of each line and the other set (24b, 26b) doing the second half. This is of particular utility where vertical processing is required, and the full line delays (50, 52) needed are divided into partial resettable delays resident in each of the processors.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN-	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
· CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic	SE	Sweden
CH	Switzerland		of Korea	SN	Senegal
CI	Côte d'Ivoire	KR	Republic of Korea	SU+	Soviet Union
CM	Cameroon	Ll	Liechtenstein	TD	Chad
CS	Czechoslovakia	LK	Sri Lanka	TG	Togo
DE	Germany	LU	Luxembourg	US	United States of America
DK	Denmark	MC	Monaco		

<sup>+</sup> It is not yet known for which States of the former Soviet Union any designation of the Soviet Union has effect.

WO 92/01995 PCT/US91/05034

-1-

# A DISTRIBUTED DIGITAL SIGNAL PROCESSING SYSTEM USING STANDARD RESOLUTION PROCESSORS FOR A HIGH RESOLUTION SENSOR

#### 5 Technical Field

This invention pertains to a signal processing architecture for an imaging system and, more particularly, to a digital processing circuit utilizing one or more line delays to process the image signals generated by a high resolution image sensor.

#### Background Art

10

In order to obtain quality color video images from a one-chip color charge-coupled device (CCD) sensor, a large amount of signal processing is 15 required. Figure 1 shows a known one-chip color CCD imaging system using custom digital video processing This system is described in detail in "A circuits. Digital Color CCD Imaging System Using Custom VLSI 20 Circuits," by K. A. Parulski, L. J. D'Luna, and R. H. Hibbard, IEEE Trans. on Consumer Electronics, Vol. 35, No. 3, August 1989, pp. 382-388. paper shows how the digital video processing is pipelined and operated at the same pixel rate as the 25 image sensor, so that a framestore is not required. To minimize chip area, the signal processing has been carefully designed so that no multipliers are required.

The color imaging system shown in Figure 1
30 includes a CCD sensor 10 and a color filter array
12. The color filter array 12 contains a pattern of
red, green, and blue filters that provide a single
red, green, or blue value for each photosite of the
CCD sensor 10. The image sensor 10 is an interline
35 transfer CCD with 570 horizontal by 484 vertical

active pixels (e.g., the Model KAI-0280 sensor manufactured by the Eastman Kodak Co.) that is packaged in a leadless chip carrier which is mounted on a thick film hybrid substrate 14. The hybrid 14 includes the necessary clock drivers and bias circuits 16 and an output amplifier 18. The sensor output is processed by a clamp/sample-and-hold circuit 20 that implements a known correlated double sampling function. The processed sensor output signal is then digitized with a conventional flash A/D converter 22 and input to an interpolation processor 24.

As described in greater detail in the afore-mentioned paper, the interpolation processor 24 clamps the input video to the average sensor 15 optical black reference value, conceals defects by substituting therefor the values of adjacent pixels, interpolates missing luminance pixels, converts to log space to perform gain control and white balance, 20 and then interpolates chrominance values in log space. The latter interpolation is first completed in the vertical direction using on-chip line delays, and then in the horizontal direction using shift and add circuits. The log RGB outputs of the 25 interpolation processor 24 are connected to the inputs of a post processor 26, which performs black level correction for lens flare, a 3 x 3 color matrix correction, gamma correction, and edge-enhancement. The edge enhancement improves the 30 "crispness" of the image by extracting vertical and horizontal high frequency detail from the green channel and then adding the extracted detail back to the RGB signals. For this reason the post-processor 26 includes on-chip line delay in order to provide symmetric three-line vertical enhancement.

15

-3-System timing is controlled by a programmable sequencer 28, which is described in "The EBS-1, an EPROM-based Sequencer ASIC," by M. D. Brown et al, CICC '88 Technical Digest, pp. 5 15.6.1-15.6.4, May 1988. A timing generation program allows the sequencer timing to be quickly developed or modified. The sequencer 28 incorporates various pixel and line counters that implement imager read-out functions according to instructions from the system controls, e.g., camera shutter button and the like. The interpolation processor 24 and the post-processor 26 chips include resettable line delays to support signal processing from sensors with up to 768 active photosites per line, making the chips suitable for NTSC, PAL, and CCIR 601 video standards. When applications requiring "higher than video" resolution arise. i.e., requiring a line resolution greater than 768 active photosites, then these "video" custom chips

20 cannot be directly used. Moreover, "higher than video" custom chips devoted to high resolution processing have certain disadvantage since it is difficult to integrate the longer line delays necessary for high resolution processing on a chip 25 of reasonable size.

It is known to provide higher resolution by using two linear sensors with a small overlap between them to scan a large line length (see, e.g., U.S. Patents 4,314,281 and 4,692,812). The main concern of such disclosures is the matching of the 30 line outputs at the crossover point, although the '281 patent provides certain initial signal processing in the two separate output channels, in particular a gain adjustment related to the 35 operating characteristics of each array. In U.S.

Patent No. 4,484,349 a parallel pipeline image processor is described in which an image matrix is partitioned so that contiguous segments of the image can be processed simultaneously by two or more adjacent serial neighborhood processors. A processor as described in the '349 patent would not be suitable for the type of imaging system described in the Parulski et al article without the addition of full image storage, which would be very expensive for high resolution image processing. Consequently, the need exists to incorporate the processor chips 24 and 26 of Figure 1 into a mega-pixel imaging system, particularly one that has the capability of providing vertical interpolation and processing

# Disclosure of Invention

It is an objective of the invention to use the afore-mentioned custom processing chips with resettable line delays described in the aforementioned Parulski et al article with image sensor arrays having line resolution greater than the chips, particularly considering the line delays resident therein, were designed to handle.

that the effect of a full (high resolution) line delay needed for certain vertical processing effects can be obtained by allocating separate processors each with partial line delays to separate segments of the image and then interrupting the process, and the delays therewith, at the segment boundaries.

Accordingly, each line of the image sensor is divided into at least a first line section and a second line section and separate processors are allocated to each section. A first processor includes a first partial line delay corresponding to

the length of the first line section, while a second processor includes a second partial line delay corresponding to the second line section. The two processors are then sequenced so that the first processor is operational during the scanning of the first line section and the second processor is operational during the scanning of the second line section. By such sequencing, the two partial line delays form a contiguous delay corresponding to a line of the image sensor, thereby enabling standard resolution processors to be used in a high resolution application.

#### Brief Description of the Drawings

The invention will be described in relation to the drawings, in which

Figure 1 is a diagram of a known digital signal processing architecture for a standard resolution sensor;

Figure 2 is a diagram of a distributed
20 digital signal processing architecture according to
the invention for a high resolution sensor;

Figure 3 is a waveform diagram of several signals involved in the operation of the signal processing architecture of Figure 2; and

- 25 Figure 4(A) is an illustration of the type of color filter array requiring vertical interpolation, and Figure 4(B) is an example of a line delay arrangement for use in such vertical interpolation.
- 30 Best Mode for Carrying Out the Invention

  Since digital processing systems are well known, the present description will be directed in particular to elements forming part of, or cooperating more directly with, the present
- 35 invention. Elements not specifically shown or

described herein may be selected from those known in the art. In particular, details of the processors 24 and 26, and the sequencer 28, of Figure 1 are provided in the aforementioned <u>IEEE</u> articles by Parulski et al and Brown et al which are incorporated herein by reference for their disclosure of background materials. (The interpolation processor 24 and the post processor 26 are referred to in the Parulski et al article as a "CFA Signal Processor" and "RGB Signal Post-Processor", respectively).

In accordance with the invention, the digital signal processing of the image signals generated by a high resolution sensor 40 can be accomplished with the same interpolation and 15 post-processor chips 24 and 26 as described in Figure 1 by using them in a distributed processing architecture as shown in Figure 2. Since this distributed architecture uses many of the same processing elements as used in the architecture of Figure 1, the same reference characters are used to describe elements that are basically the same (allowing for insubstantial differences, e.g., the color filter array 12 is basically the same although sized to accommodate a higher resolution sensor pattern in Figure 2). The interpolation processor 24 and the post-processor 26 described in Figure 1 require externally supplied start and stop signals for the on-chip line-delays. Such start and stop 30 signals support a range of sensors 10, each having a different number of pixels per line. delays, however, process a maximum of 768 pixels/line. Therefore, for an image sensor 40 having less than 1536 pixels/line (i.e., 2x768 pixels), two processor chipsets are required, that

is, interpolation processors 24a and 24b and post-processors 26a and 26b. Thus, the Figure 2 diagram is the preferred architecture for the illustrated sensor 40, having 1280 horizontal pixels 5 by 1024 vertical pixels, such as the model KAF 1300C CCD image sensor manufactured by the Eastman Kodak Clearly, larger image sensor arrays would merely require additional processors. For example, a 4 mega-pixel sensor having 2048 pixels in a line (such as the model KAF-4200 manufactured by the Eastman Kodak Co.) would require three processor sets.

Referring now to Figure 2, the interpolation processor 24a and the post-processor 26a process half the image from the image sensor 40 15 and the interpolation processor 24b and the post-processor 26b process the other half of the image. For this purpose, the programmable sequencer 28 is programmed (and renumbered in Figure 2 as 28') to produce the waveforms of Figure 3. More specifically, the processors 24a and 26a are started by the signal start(1) at the beginning of each line time (pixel 0) and stopped by the signal stop(1) at about half of each line time (e.g., pixel 640). processors 24b and 26b are started by the signal 25 start(2) at about half of each line time (e.g., pixel 641) and stopped by the signal stop(2) at the end of each line time (pixel 1280). As shown by a delay element 42 in the interpolation processors 24a and 24b, the waveforms of Figure 3 also serve to start the delay element (signal start(1) or start(2)) at pixel 0 and then to stop the delay element (signal stop(1) or stop(2)) at a selected pixel position up to pixel 768. The half-line output signals from the post-processors 26a and 26b

are then time-division multiplexed into a single RGB output stream by a 2:1 multiplexer 44, which is toggled by the signal mux\_sel from the sequencer 28'.

The two sets of processors 24a and 26a, and 24b and 26b, are therefore idle about half of each line time, intermittently starting and stopping pursuant to instructions from the sequencer 28' as a full raster is scanned line-by-line. As long as each processor is capable of processing at the same rate as the sensor read-out, the distributed architecture of Figure 2 can handle the image data in real time. Importantly, the line delays necessary to associate two or more pixels vertically can be performed with the partial line delays inherent in each processor.

Figure 4(A), which shows a small section of a typical color filter array 12, is helpful in understanding the need for vertical interpolation. System chrominance values, that is, color values derived from both R and B pixels, are not present on every line. Therefore, at least one full line delay is provided in order to interpolate, or align, an R and B chrominance value with every pixel position. For example, in Figure 4(B), two line delays 50 and

For example, in Figure 4(B), two line delays 50 and 52 are provided (in, e.g., the interpolation processors 24a and 24b) to align three output values in order to perform vertical interpolation across three lines. Each delay is resettable so as to start (start(0)) at the first pixel position (0) and to stop (stop (n<= 768) at an arbitrary pixel position less than or equal to pixel position 768. In this way each line delay can be exactly configured to handle the portion of the total line

35 allocated to each processor set 24a and 26a, and 24b

WO 92/01995 PCT/US91/05034

-9-

and 26b. Although not shown separately, a similar arrangement of resettable line delays can be provided in the post-processors 26a and 26b to provide the necessary pixel values for vertical enhancement. Resettable delay lines are conventionally known; see, for example, Mattausch, H. et al, "A Memory-Based High-Speed Digital Delay Line with a Large Adjustable Length", IEEE Journal of Solid State Circuits, Vol. SC-23, No. 1, pgs.

10 105-110, Feb. 1988.

While the preceding description illustrates the arbitrary starting and stopping of each processor set 24a and 26a, and 24b and 26b, it is possible in a further embodiment to freely operate the first processor set 24a and 26a and to let the multiplexer 44 effect the sequencing between processor sets. In other words, it is unnecessary to arbitrarily stop the processors 24a and 26a. They are simply started at the beginning of the line 20 and the multiplexer 44 sequences the output signal by switching to the other processors 24b and 26b when they are started. The fact that the processors 24a and 26a continue to operate is of no consequence. In certain situations, this embodiment may be preferred because one reset signal (the stop 25 signal for processors 24a and 26a) can be eliminated. Furthermore, in cases where less than the full line length of the second processor set 24b and 26b is required, it is feasible to start the line delays in the second set at an appropriate pixel location and let them continue to the end of the line (rather than start the line delays at n=0and stop them at the appropriate pixel location).

30

35

What is claimed is:

A signal processing system for generating vertically-processed image signals from the scanned output of a two-dimensional image sensor
 (40), each line of said image sensor being divided into at least a first line section and a second line section, characterized in that said signal processing system comprises:

first processing means (24a, 24b) for
processing image signals derived from said first
line section, said first processing means including
a plurality of first partial line delays (50, 52)
corresponding to a plurality of said first line
sections;

second processing means (24b, 26b) for processing image signals derived from said second line section, said second processing means including a plurality of second partial line delays (50, 52) corresponding to a plurality of said second line sections; and

means (28') for sequencing the operation of said first and second processing means so that said first processing means (24a, 26a) is operational during the scanning of the first line sections and said second processing means (24b, 26b) is operational during the scanning of the second line sections, said two pluralities of partial line delays (50, 52) thereby forming a contiguous delay useful in the vertical processing of image signals corresponding to plural lines of the image sensor (40).

2. A signal processing system as claimed in claim 1 wherein said partial line delays (50, 52) are resettable line delays, and said sequencing means (28') provides reset signals to said line

WO 92/01995 PCT/US91/05034


delays for starting and stopping each delay in correspondence to the length of each line section.


- 3. A signal processing system as claimed in claim 1 wherein the sensor (40) is a color sensor that does not provide full chroma information in each line and said partial line delays (50, 52) in said first and second processing means (24a, 26a, 24b, 26b) are used to vertically interpolate chroma information.
- 10 4. A signal processing system as claimed in claim 1 wherein said first and second processing means (24a, 26a, 24b, 26b) perform an enhancement operation and said partial line delays are used to generate vertically-enhanced detail.
- 5. A signal processing system as claimed in claim I further including a multiplexer (44) to provide a time-divided sequence of the outputs of said first and second processing means (24a, 26a, 24b, 26b).


20

25

30







LINE 1	G	R	G	R
LINE 2	G	В	G	В

LINE 3 G R G R

FIG. 4A




FIG. 4B

# INTERNATIONAL SEARCH REPORT

International Application No PCT/US 91/05034

				,,
		N OF SUBJECT MATTER (if several class		
TDCE.	ng to Interna G 06 F	tional Patent Classification (IPC) or to bot	h National Classification and IPC	
11.00.	G 00 F	13/00		
II. FIELD	S SEARCH	ED		
		Minimum Docu	mentation Searched 7	
Classificat	tion System		Classification Symbols	
			*	
IPC5		G 06 F, H 04 N		
-				
			her than Minimum Documentation ents are Included in Fields Searched <sup>8</sup>	
<del></del>				
III DOCI	MENTS OF	NODERED TO DE DEL PARAMENTO		
		NSIDERED TO BE RELEVANT9		
Category *		on of Document, <sup>11</sup> with indication, where a	**************************************	Relevant to Claim No.13
A	IEEE T	ransactions on Consumer	Electronics, vol. 35,	1-5
	No	. 3, August 1989,(Roches	ter, N.Y.) K.A.	
	Pa	rulski et al: "A DIGITAL	COLOR CCD IMAGING	
	SY	STEM USING CUSTOM VLSI C	IRCUITS ",	
		e page 382 - page 388	•	
	re	fered to in the descript	ion	
		•		İ
A	JOURNAI	OF SOLID-STATE CIRCUIT:	S, vol. 23, No. 1,	1-5
	Fel	oruary 1988, Hans-Jürgen	Mattausch et al: "A	
	Mer	nory-Based High-Speed Dig	gital Delay Line with	
	a l	arge Adjustable Length <sup>i</sup>	", see page 105 -	
		je 110		
	ref	ered to in the descript	ion	
1		•		
				i
* Special	categories	of cited documents: 10		
		of the general state of the art which is not of particular relevance	"T" later document published after the or priority date and not in conflict.	ne international filing date   it with the application but
			invention	or theory underlying the
"E" earli	er documeni J date	but published on or after the internationa	"X" document of particular relevance cannot be considered novel or ca	, the claimed invention
"L" docu	ment which	may throw doubts on priority claim(s) or establish the publication date of another	involve an inventive step	nnot be considered to
citati	on or other	establish the publication date of another special reason (as specified)	"Y" document of particular relevance	, the claimed invention
"O" docui	ment referri: ' means	ng to an oral disclosure, use, exhibition or	cannot be considered to involve a document is combined with one of ments, such combination being o	or more other such docu-
		ed prior to the international filling data bu	in the art	
		ed prior to the international filing date bu ority date claimed	"&" document member of the same p	atent family
V. CERTIFI		etion of the International Search		
- LE UI INE A	Court Compi	enon of the International Seaton	Date of Mailing of this International Sea	rch Report
2nd Dec	ember :	1991	13 12 00	
ntameti	Canashina i	nih a dh	1 9, 12, 91	
nternational	-	•	Signature of Authorized Officer	
	EUROPE/	N PATENT OFFICE	(1)	van der Saas
		!	1XW C	vall dol

Form PCT/ISA/210 (second sheet) (January 1985)

International Application No. PCI/US 91/0305				
	MENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)  Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No		
ategory *	US, A, 4380046 (LAI-WO FUNG) 12 April 1983, see column 1, line 14 - column 2, line 5	1-5		
A	US, A, 4692812 (S. HIRAHARA ET AL) 8 September 1987, refered to in the description	1-5		
A	US, A, 4314281 (D. G. WIGGINS ET AL) 2 February 1982, refered to in the description	1-5		
A	US, A, 4873515 (C. M. DICKSON ET AL) 10 October 1989, see figures 2,4,6	1-5		
A	US, A, 4484349 (D. L. MCCUBBREY) 20 November 1984, refered to in the description	1-5		

# ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.PCT/US 91/05034

SA 50088

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 31/10/91. The European Patent office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US-A-	4380046	12/04/83	NONE		
US-A-	4692812	08/09/87	DE-A-C- JP-A- JP-A-	3610271 61219258 62101170	16/10/86 29/09/86 11/05/87
US-A-	4314281	02/02/82	CA-A- CA-A- EP-A-B- JP-A-	1162640 1181841 0027372 56062481	21/02/84 29/01/85 22/04/81 28/05/81
US-A-	4873515	10/10/89	NONE		Alle State spile spi
US-A-	4484349	20/11/84	NONE		

For more details about this annex: see Official Journal of the European patent Office, No. 12/82