




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁷ : G06F 11/36</p>	<p>A1</p>	<p>(11) International Publication Number: WO 00/68797 (43) International Publication Date: 16 November 2000 (16.11.00)</p>
<p>(21) International Application Number: PCT/US00/12934 (22) International Filing Date: 10 May 2000 (10.05.00) (30) Priority Data: 60/133,624 11 May 1999 (11.05.99) US 09/551,957 19 April 2000 (19.04.00) US (71) Applicant: MICROSOFT CORPORATION [US/US]; One Microsoft Way, Redmond, WA 98052 (US). (72) Inventors: PERLIN, Eric, C.; 845 Bellevue Place East, Apt. 302, Seattle, WA 98102 (US). DEO, Vinay; 15606 NE 40th Street, Apt. G225, Redmond, WA 98052 (US). MILSTEIN, David; 6610 159th Avenue NE, Redmond, WA 98052 (US). ODINAK, Gilad; 12342 N.E. 26th Place, Bellevue, WA 98005 (US). GUTHERY, Scott, B.; 80 Manemet Road, Newton, MA 02459-1451 (US). SCHULTZ, Klaus, U.; 662 12th Avenue, Kirkland, WA 98033 (US). (74) Agents: BANOWSKY, James, R. et al.; Suite 500, 421 West Riverside Avenue, Spokane, WA 99201 (US).</p>		<p>(81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>

(54) Title: PROTOCOL FOR SMART CARD APPLICATION DEVELOPMENT

100



(57) Abstract

An integrated circuit (IC) card is presented comprising an input/output (I/O) interface and a smart card development interfaces (SCDI), coupled to the I/O interface, to receive and identify debug frames interlaced within a normal communication flow between the IC card and a host system.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

PROTOCOL FOR SMART CARD APPLICATION DEVELOPMENT

TECHNICAL FIELD

5 This invention relates to a class of devices commonly known as smart cards and, in particular, to an interlaced protocol for smart card application development.

BACKGROUND OF THE INVENTION

10 Today there is increasing use of integrated circuit (IC) cards, colloquially referred to as “smart cards”, in place of, or in addition to, conventional magnetic stripe cards (“mag cards”). A smart card is a thin card embedded with a memory device (volatile and/or non-volatile) and associated programmable or non-programmable logic. Unlike the mag card that merely stores “static” information (e.g., a credit card account number), a smart card can add, delete and otherwise
15 manipulate information stored on the card. Accordingly, smart cards are capable of storing and executing applications to carry out one or more functions within a smart card.

20 While the physical dimensions and processing features of the smart card give rise to potentially limitless applications, the reality is that smart card applications are typically only developed for large scale markets, e.g., banking, security and transportation applications. One reason for this limited growth lies in the cost associated with smart card application development. There are several reasons why smart card application development is a costly undertaking, not the least of which is the “closed” nature of the smart card and the limited processing, memory and
25 input/output resources of the smart card.

 A smart card is often referred to as a “closed” system because, for security purposes, a smart card is purposefully designed to not expose its memory,

intermediate system states or data and address bus information to external devices. To do so would render it susceptible to unauthorized access (hacking) and fraud. While its closed nature is useful for secure applications such as banking transactions, it makes it difficult to utilize prior art smart cards for development purposes. It is to be appreciated that application development often requires access to memory or bus values, or system state information during intermediate processing steps, access that has been specifically designed out of the smart card.

Another encumbrance to the smart card application designer is the limited resources of the smart card. That is, due to the physical and processing constraints placed on the smart card, prior art smart cards do not enjoy any dedicated debug facilities. Aside from the limited processing and memory attributes of a smart card, a smart card typically has but a single, bi-directional input/output (I/O) port. The communication bandwidth of this single I/O port is typically consumed to support execution of the smart card application itself, leaving little to no communication bandwidth to support debug features. Thus, application development using a smart card itself is virtually impossible. Consequently the development of applications for a smart card currently requires the use of an in-circuit emulator (ICE) and an associated, often proprietary software development application.

A ICE system is typically comprised of a printed circuit card coupled to a computer system executing a proprietary software development application associated with the printed circuit card (emulator). The printed circuit card is designed to emulate the functionality of the smart card, while providing additional debug facilities (e.g., I/O ports, memory buffers, address and data lines and the like), thereby providing the developer with the necessary access to adequately debug their applications in development. One limitation of such smart card development systems is that the ICE and proprietary development application are

chip-specific. Thus, an emulator for smart card employing a Siemens processor will not work with an emulator employing a Philips or Motorola processor without significant hardware modification. Moreover, the software development application executing on the computer system is also chip-specific, with an
5 associated chip-specific compiler, linker and debugger, and often require that a developer learn the “programming language” of the development tool. Consequently, an application developed on one ICE system cannot be utilized (or directly ported to) a smart card employing a different processor without costly modification.

10 As a result of each of the foregoing limitations, smart card application development is a costly undertaking, typically performed by the large corporations that stand to profit from the sale of millions of smart cards. History has shown that in order for a new technology to blossom, “grass roots” application development is required. That is, a technology will not truly become a pervasive technology unless
15 and until it is infused with the vitality and creativity of individual programmers and small development companies.

Thus, an improved application development environment is required for smart card applications that is unencumbered by the limitations commonly associated with the prior art. One such solution is presented below.

20

SUMMARY OF THE INVENTION

This invention concerns an integrated circuit (IC) card, such as a smart card and, more particularly, an interlaced protocol for smart card application development.

25 In accordance with a first aspect of the invention, an IC is presented comprising an input/output (I/O) interface and a smart card development interface

(SCDI), coupled to the I/O interface, to receive and identify debug frames interlaced within a normal communication flow between the smart card and an application executing on a host system.

According to another aspect of the invention, a computer system is presented
5 comprising a client development interface (CDI), to receive and identify debug frames interlaced within a normal communication flow received from a communicatively coupled integrated circuit (IC) card.

According to yet another aspect of the present invention, a protocol enabling smart card application debugging using an IC card is introduced. In particular, a
10 protocol facilitating communication between a host system and an IC card is presented comprising a plurality of application frames and one or more debug frames. The application frames facilitate communication between a host application and one or more smart card resources. The debug frame is interlaced with the application frames comprising normal communication flow to invoke one
15 or more smart card resources. In one embodiment, the host application and the debug application are executing on separate host systems utilizing the resources of an IC card.

It is to be appreciated that combination of the foregoing aspects of the present invention gives rise to an innovative smart card application development
20 system comprising a computer system endowed with the client development interface (CDI), and a smart card incorporating the smart card development interface, wherein communication between the IC card and the computer system adheres to a transport protocol supporting Application Protocol Data Units (APDU) (i.e., a normal communication flow) and innovative Debug Protocol Data Units
25 (DPDU). Accordingly, it will be appreciated that the innovative development interfaces, i.e., the CDI and the SCDI, respectively, represent a significant

advancement in smart card application development, enabling a developer to develop smart card applications using an actual IC card, rather than the costly emulators required in the prior art.

5 **BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a block diagram of an example smart card application development system including a computer system and a smart card;

Fig. 2 is a block diagram of an example computer system including a client development interface, suitable for use in the smart card application development
10 system of Fig. 1;

Fig. 3 is a block diagram of an example client development interface including a debug filter, according to one aspect of the present invention;

Fig. 4 is a block diagram of an example smart card including a smart card development interface, suitable for use in the smart card application development
15 system of Fig. 1;

Fig. 5 is a block diagram of an example smart card development interface including a debug filter, according to one aspect of the present invention;

Fig. 6 graphically illustrates an example communication flow including a diagram of an example debug frame suitable for use in the application development
20 system of Fig. 1;

Fig. 7 is a flow chart of an example method for debugging an IC card application using an interlaced debug protocol, according to one aspect of the present invention; and

Fig. 8 illustrates a signaling diagram for an example communication flow
25 between a host system and a smart card utilizing the interlaced debug protocol of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Example Development System

Fig. 1 illustrates an application development system 100 comprising a
5 computer system 102 coupled to smart card 104 in which a user can develop and
debug application code for use on a smart card such as, but not limited to, smart
card 104. As shown, the development system of Fig. 1 depicts computer system
102 coupled to smart card 104 via a card reader 106 and a communication medium
108. The communication medium 108 is intended to represent any of a number of
10 typical communication links including, but not limited to, a proprietary data bus, an
industry standard data bus, a local area network (LAN), a wide area network
(WAN), or a global area network (e.g., the Internet). In this regard, as will be
developed more fully below, the innovative application development system 100
facilitates development of smart card applications using an actual smart card 104
15 coupled to one or more computer system(s) (e.g., 102) via a communications
network 108 and a card reader 106.

Smart card 104 comprises an innovative smart card development interface
(SCDI) 110 coupled to an operating system (OS) 112. According to one aspect of
the invention, to be developed more fully below, SCDI 110 receives and identifies
20 debug frames interlaced with “normal” application frames within the normal
communication flow between the smart card 104 and an application executing
within an application development tool running on computer system 102.

It is to be appreciated that, but for the innovative smart card development
interface 110, smart card 104 and its operating system 112 with associated system
25 resources is intended to represent any of a broad range of integrated circuit cards
and their operating systems commonly known in the art. That is, any smart card

endowed with the innovative smart card development interface 110 is suitable for use within the innovative smart card application development system 100 of Fig. 1.

It is noted that, in addition to the illustrated smart cards, the IC device might be embodied in other forms, such as an electronic wallet, a personal digital assistant, a smart diskette (i.e., an IC-based device having a form factor and memory drive interface to enable insertion into a floppy disk drive), a PC card (formerly PCMCIA card), and the like. Generally, the integrated circuit card 104 is characterized as an electronic device with limited processing capabilities and memory wherein large size number crunching is impractical.

Card reader 106 provides a necessary interface between smart card reader 104 and a computing system such as, e.g., computer system 102. Card readers are typically designed to support any of a number of standardized communication protocols supported within the smart card community and, in this way, can typically accommodate smart cards adhering to any of the recognized communication standards from any smart card manufacturer. In this regard, card reader 106 is not chip- or card-specific. For purposes of this discussion, card reader 106 includes the necessary hardware and software resources required to support the interlaced debug protocol of the present invention. Consequently, card reader 106 is merely intended to be illustrative of card readers typically known within the art.

Computer system 102 is depicted within Fig. 1 as comprising an innovative client development interface (CDI) 114, a plurality of executable applications 116 including application development tool 118 with a debug environment, and an operating system 120, coupled as shown. The application development tool 118 enables a user to code and debug a smart card application, utilizing a debug environment that generates debug frames. According to one aspect of the present invention, the CDI 114 marshals and interlaces the debug frames with application

frames (normal communication flow) generated by the application executing within development tool 118.

As will be developed in more detail, below, CDI 114 receives debug frames from an external application, and interlaces debug frames within the normal communication flow between computer system 102 and smart card 104. According to an exemplary embodiment, the debug frames are generated by a debug environment within application development tool 118 and sent to CDI 114. CDI 114 includes a debug filter to identify debug frames. The debug frames are generated within a unique identifiable attribute such as, for example, embedding an invalid source and/or destination address (e.g., FF hex) within the debug frame.

In addition, CDI 114 receives and identifies debug frames, i.e., response debug frames, sent from smart card 104. The debug filter of CDI 114 identifies the debug frames (e.g., by the invalid source/destination address) and promotes the response to a debug environment, while normal application frames are promoted to the application executing within application development tool 118. But for the client development interface 114, computer system 102, applications 116 and operating system 120 are each intended to represent any of a number of commonly known computer systems, applications and operating systems, respectively, known in the art.

According to one innovative aspect of the present invention, development application 118 is intended to be any of a number of known software development applications (also referred to as software development "tools"). Examples of such software development tools include Visual Basic or Visual C/C++ from Microsoft Corporation of Redmond, WA. Thus, a smart card application is developed using computer 102 and a typical software development tool 118, utilizing the interlaced debug protocol supported by CDI 114 and SCDI 110 to invoke and interrogate

smart card resources to verify the integrity of the developed code. By using common software development tools such as those described above, the smart card application development system 100 does not require the chip-specific, often proprietary software development application and associated compilers, linkers and
5 debuggers that are typical of the cumbersome prior art development systems.

As alluded to above, the inclusion of the innovative CDI 114 and SCDI 110 within development system 100 support an interlaced debug protocol that interlaces debug frames with standard application frames comprising a normal communication flow between computer system 102 and smart card 104. According to one
10 embodiment, the debug frames are generated in response to user interaction with a debug environment of application development tool 118 executing a smart card application. The debug frames are sent to CDI 114, which identifies the debug frames and interlaces such frames with the normal application frames (generated by the application executing within the application development tool) and sent to smart
15 card 104 via card reader 106 and communication medium 108. SCDI 110 receives the communication from computer system 102, identifies and routes the debug frames to a debug monitor, while application frames are promoted to an appropriate application/resource of the smart card (i.e., as identified by a source/destination address). The received debug frames include debug instructions which selectively
20 invoke smart card resources (e.g., API's, device drivers, applications, etc.), providing a user with a heretofore unavailable view of system state information while an application is executing on the smart card. As described above, this state information is priceless during application development.

It should be appreciated that the interlaced debug protocol supported by the
25 innovative CDI 114 and SCDI 110 of the present invention enables a user to employ an otherwise ordinary development tool 118 on an otherwise ordinary computer

system to directly utilize the resources of smart card 104 to code and debug smart card applications. In addition to cost and ease of use advantages over the prior art, development system 100 represents a significant improvement over prior art development systems in that the applications developed using the present invention
5 are easily ported from one smart card to another (i.e., the application is not chip specific, as is the case of systems developed using an ICE system). Moreover, insofar as the actual smart card resources are utilized during the development, there is less of a chance for hidden bugs or other undetected compatibility problems as measured against prior art development systems. In this regard, application
10 development system 100 represents a significant improvement over the prior art in terms of cost, ease of use and quality of the end product.

Although the exemplary embodiment above discusses application development and debugging using application development tool 118 and an integrated debug environment, this is for ease of explanation only. An alternate
15 implementation may well provide an independent debug monitor executing on computer 102, in communication with CDI 114 to interlace debug frames within the normal communication flow generated by a host application, independently executing on computer 102. Similarly, a debug application may well be embedded within SCDI 110, or executing on smart card 104 as an independent entity. Thus,
20 the description above and below is to be regarded as merely illustrative, and not limiting, of the spirit and scope of the present invention.

Example Computer System

In the discussion herein, the invention is described in the general context of
25 computer-executable instructions, such as program modules, being executed by one or more conventional computers. Generally, program modules include routines,

programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types. Moreover, those skilled in the art will appreciate that the invention may be practiced with other computer system configurations, including hand-held devices, personal digital assistants, 5 multiprocessor systems, microprocessor-based or programmable consumer electronics, network PCs, minicomputers, mainframe computers, and the like. In a distributed computer environment, program modules may be located in both local and remote memory storage devices.

Fig. 2 shows a general example of a computer system 102 incorporating the 10 teachings of one aspect of the present invention, and suitable for use within the smart card application development system 100. It will be evident, from the discussion to follow, that computer 102 is intended to represent any of a class of general or special purpose computing platforms which, when endowed with the innovative client development interface 114, is suitable for use in smart card 15 application development system 100. In this regard, the following description of computer system 102 is intended to be merely illustrative, as computer systems of greater or lesser capability may well be substituted without deviating from the spirit and scope of the present invention.

As shown, computer 102 includes one or more processors or processing units 20 132, a system memory 134, and a bus 136 that couples various system components including the system memory 134 to processors 132.

The bus 136 represents one or more of any of several types of bus structures, including a memory bus or memory controller, a peripheral bus, an accelerated graphics port, and a processor or local bus using any of a variety of bus 25 architectures. The system memory includes read only memory (ROM) 138 and random access memory (RAM) 140. A basic input/output system (BIOS) 142,

containing the basic routines that help to transfer information between elements within computer 102, such as during start-up, is stored in ROM 138. Computer 102 further includes a hard disk drive 144 for reading from and writing to a hard disk, not shown, a magnetic disk drive 146 for reading from and writing to a removable magnetic disk 148, and an optical disk drive 150 for reading from or writing to a removable optical disk 152 such as a CD ROM, DVD ROM or other such optical media. The hard disk drive 144, magnetic disk drive 146, and optical disk drive 150 are connected to the bus 136 by a SCSI interface 154 or some other suitable bus interface. The drives and their associated computer-readable media provide nonvolatile storage of computer readable instructions, data structures, program modules and other data for computer 102. Although the exemplary environment described herein employs a hard disk 144, a removable magnetic disk 148 and a removable optical disk 152, it should be appreciated by those skilled in the art that other types of computer readable media which can store data that is accessible by a computer, such as magnetic cassettes, flash memory cards, digital video disks, random access memories (RAMs) read only memories (ROM), and the like, may also be used in the exemplary operating environment.

A number of program modules may be stored on the hard disk 144, magnetic disk 148, optical disk 152, ROM 138, or RAM 140, including an operating system 158, one or more application programs 160 including, for example, the innovative client development interface 114 or application development tool 118, other program modules 162, and program data 164. A user may enter commands and information into computer 102 through input devices such as keyboard 166 and pointing device 168. Other input devices (not shown) may include a microphone, joystick, game pad, satellite dish, scanner, or the like. These and other input devices are connected to the processing unit 132 through an interface 170 that is

coupled to bus 136. A monitor 172 or other type of display device is also connected to the bus 136 via an interface, such as a video adapter 174. In addition to the monitor 172, personal computers often include other peripheral output devices (not shown) such as speakers and printers.

5 As shown, computer 102 operates in a networked environment using logical connections to one or more remote computers, such as a remote computer 176. The remote computer 176 may be another personal computer, a personal digital assistant, a server, a router or other network device, a network "thin-client" PC, a peer device or other common network node, and typically includes many or all of
10 the elements described above relative to computer 102, although only a memory storage device 178 has been illustrated in Fig. 2.

As shown, the logical connections depicted in Fig. 2 include a local area network (LAN) 180 and a wide area network (WAN) 182. Such networking environments are commonplace in offices, enterprise-wide computer networks,
15 Intranets, and the Internet. In one embodiment, remote computer 176 executes an Internet Web browser program such as the "Internet Explorer" Web browser manufactured and distributed by Microsoft Corporation of Redmond, Washington to access and utilize online services.

When used in a LAN networking environment, computer 102 is connected to
20 the local network 180 through a network interface or adapter 184. When used in a WAN networking environment, computer 102 typically includes a modem 186 or other means for establishing communications over the wide area network 182, such as the Internet. The modem 186, which may be internal or external, is connected to the bus 136 via a serial port interface 156. In a networked environment, program
25 modules depicted relative to the personal computer 102, or portions thereof, may be stored in the remote memory storage device. It will be appreciated that the network

connections shown are exemplary and other means of establishing a communications link between the computers may be used.

Generally, the data processors of computer 102 are programmed by means of instructions stored at different times in the various computer-readable storage media of the computer. Programs and operating systems are typically distributed, for example, on floppy disks or CD-ROMs. From there, they are installed or loaded into the secondary memory of a computer. At execution, they are loaded at least partially into the computer's primary electronic memory. The invention described herein includes these and other various types of computer-readable storage media when such media contain instructions or programs for implementing the innovative steps described below in conjunction with a microprocessor or other data processor. The invention also includes the computer itself when programmed according to the methods and techniques described below. Furthermore, certain sub-components of the computer may be programmed to perform the functions and steps described below. The invention includes such sub-components when they are programmed as described. In addition, the invention described herein includes data structures, described below, as embodied on various types of memory media.

For purposes of illustration, programs and other executable program components such as the operating system are illustrated herein as discrete blocks, although it is recognized that such programs and components reside at various times in different storage components of the computer, and are executed by the data processor(s) of the computer.

Fig. 3 illustrates a block diagram of an example client development interface (CDI) 114, suitable for use in computer system 102. As shown, CDI 114 comprises control logic 302, a debug filter 304 and memory 306, each coupled as depicted. CDI 114 may well be characterized as an abstraction layer, enabling higher level

applications and resources of computer 102 to access and utilize resources of smart card 104 endowed with SCDI 110 (which may also be characterized as an abstraction layer). With respect to the present invention, the features of CDI 114 are invoked upon detecting a debug frame by debug filter 304. Debug filter 304
5 detects debug frames by analyzing each of the frames received by the smart card for characteristics denoting a debug frame. According to one implementation, debug filter 304 detects an invalid source and/or destination address in a received frame marking the frame as a debug frame. It is to be appreciated, however, that debug filter 304 can be configured to detect alternative characteristics within a
10 communication frame marking the frame as a debug frame.

Control logic 302 is intended to represent any of a broad range of logic known in the art. In one implementation, control logic 302 is a processor, while in alternate embodiments control logic is a microcontroller, a programmable logic array, or a series of executable instructions which perform logic functions. Control
15 logic 302 communicates with smart card 104 in any of a plurality of standard smart card communication protocols. In alternate embodiments, non-standard protocols may well be used to communicate between controller 302 and smart card 104 such as, for example, a unique development communication protocol. Although not specifically denoted, it is to be appreciated that controller 302 communicates with
20 smart card 104, and any other peripheral for that matter, via the communication resources of operating system 120. Insofar as such resources are well known in the art, they need not be described further here.

Upon detecting the arrival of a debug frame by debug filter 304, control logic 302 marshals the debug frame parameters and interlaces the completed debug
25 frame with application frames comprising the normal communication flow between computer 102 and smart card 104. According to one implementation, control logic

302 analyzes the task to be performed by the received debug frame, and places the debug frame at an appropriate point in the normal communication flow for transmission to smart card 104 via card reader 106 and communication medium 108.

5 Memory 306 includes one or more buffers wherein control logic 302 communication frames for transmission to smart card 104. In this regard, memory 306 is intended to represent any of a number of alternate memory devices commonly known to those in the art.

Although depicted as a separate functional element, those skilled in the art
10 will appreciate that CDI 114 may well be integrated within and utilize the control features associated with the application development tool 118. In one implementation, for example, control logic 302 and memory 306 may well be supplied by a debug environment within the application development tool 118, wherein CDI 114 is comprised solely of debug filter 304. Accordingly, the
15 teachings of the present invention may well be practiced with variation from the exemplary embodiment without deviating from the spirit and scope of the present invention.

Example Smart Card

20 **Fig. 4** illustrates a block diagram of an example IC card 104 suitable for use within the application development system 100 of Fig. 1. In addition to the innovative smart card development interface (SCDI) 110 and an operating system with associated smart card resources 112, IC card 104 is shown comprising an input/output interface 402, memory 406 having stored therein a plurality of
25 executable applications and/or applets 404, and control logic 408. As discussed above, except for the inclusion of innovative smart card development interface

(SCDI) 110, to be described more fully below, smart card 104 is intended to represent any of a broad category of integrated circuit (IC) cards commonly known in the art. Thus, but for SCDI 110, each of I/O 402, applets 404, memory 406 and control logic 408 are likewise commonly known within the art and, consequently, will not be further described here.

Fig. 5 illustrates a block diagram of an example SCDI 110, suitable for use within any IC card such as, e.g., smart card 104 of application development system 100 in Fig. 1. In accordance with the example implementation of Fig. 5, SCDI 110 is shown comprising control logic 502, debug filter 504, debug monitor 506 and memory 508, coupled as depicted. According to one implementation, SCDI 110 is invoked by CDI 114 upon receipt of a debug frame interlaced within the normal communication flow between computer 102 and smart card 104.

According to this exemplary implementation, control logic 502 may be any of a plurality of discrete logic and/or coded logic functions commonly known in the art such as, for example, a processor, a controller, or a plurality of executable instructions which implement such functionality. Similarly, memory 508 is intended to represent any of a number of memory devices known in the art.

As above, debug filter 504 identifies debug frames within the received communication flow by analyzing each of the frames received by the smart card for characteristics denoting a debug frame. According to one implementation, debug filter 504 detects an invalid source and/or destination address in a received frame marking the frame as a debug frame. It is to be appreciated, however, that debug filter 504 can be configured to detect alternative characteristics within a communication frame marking the frame as a debug frame.

Debug monitor 506 selectively invokes one or more debugging features in response to receipt of a debugging frame, as identified by debug filter 504.

According to one implementation, control logic 502 receives a debug frame, as detected by debug filter 504, and promotes the debug frame to debug monitor 506. Debug monitor controls and/or interrogates smart card resources (e.g., API's, device drivers, applications, etc.) in accordance with the debug instructions contained within the debug frame. As will be described more fully below, the debug monitor 506 can read/write smart card memory 406, get/set breakpoints in a smart card application 404, sequentially step a smart card application 404, run a smart card application 404, release a smart card application 404, and obtain the context of control logic 408. Although depicted as an element of SCDI 110, debug monitor 506 may well be implemented as an independent debugging application resident on smart card 104, without deviating from the spirit and scope of the present invention.

Example Data Structures

Fig. 6 is a graphical illustration of a communication flow between a host computer 102 and smart card 104 including one or more interlaced debug frames, according to one aspect of the present invention. The innovative communication flow 600 is shown comprising a plurality of application protocol data units (APDU's) 602 and 606, selectively interlaced with one or more debug protocol data unit (DPDU) 604 which enables an independent debug application to share communication resources with a host application to control and interrogate the otherwise closed architectural resources of a smart card. It is to be appreciated that, although depicted at the APDU level this is for ease of explanation only. That is, alternate embodiments are contemplated wherein interlacing of debug frames is performed at a block-level, i.e., at a lower level of communication. In this regard, it is to be appreciated that the DPDU is a construct of convenience to illustrate the

features of the present invention. Alternate implementations at using lower-level or higher-level communication protocols are anticipated within the scope and spirit of the invention.

According to one implementation, the communication flow is a
5 command/response communication protocol, initiated by the host system (e.g., computer 102). As alluded to above, the APDU's 602, 606 adhere to any of a number of accepted application protocols employed to communicate information between host applications and smart card applications. Accordingly, they need not be further described.

10 The DPDU 704 adheres to any of a number of accepted transport protocols used to communicate information between a smart card and a host system (e.g., a computer system). Fig. 6 breaks out DPDU 704 to denote a number of constituent fields including, but not limited to, a node address field 608, a protocol control block 610, a length field 612, a data field 614 and an error detection field 616. It is
15 to be appreciated that the illustrated size of the fields do not necessarily correspond to relative block sizes, and the order of the fields may well be changed without deviating from the spirit and scope of the present invention.

The node address field 608 contains source and/or destination address information. More specifically, the node address field 608 includes information
20 regarding the virtual address of the application issuing the frame (source address) and the address of the application to which the frame is being sent (destination address). According to one aspect of the invention, a debug frame is denoted as such by embedding invalid source and/or destination addresses in the node address field 608. Upon receiving a communication flow, debug filter (304, 504) identifies
25 the invalid source and/or destination address and routes the debug frame to a debug application or monitor.

Example Operation

Fig. 7 is a flow chart of an example method for debugging an IC card application using an interlaced debug protocol, according to one aspect of the present invention. For ease of explanation, and not limitation, the method of Fig. 7 will be developed with continued reference to Fig.'s 1-6.

Turning to Fig. 7, the method begins with step 702 wherein the debug environment of a host computer 102 is invoked. In one implementation, the debug environment resides within application development tool 118, while in alternate embodiments, the debug environment is a stand-alone application 116.

In step 704, a debug command frame is generated within the debug environment. More specifically, a user instructs the debug environment to invoke a debug feature of coupled smart card 104. As described above, the debug environment marks the debug frame as such utilizing an invalid address in node address field 608 of the generated debug frame (e.g., DPDU 604). Once generated, the debug frame is sent to the CDI 114.

The CDI 114 receives the debug frame and interlaces the received debug frame with other application frames comprising the normal communication flow, step 706. As described above, debug filter 304 identifies the received debug frame by detecting an invalid address within the node address field 608 of the received DPDU 604. Having interlaced the debug frame within the normal communication flow, CDI 114 transmits the communication flow to the smart card 104, via card reader 106 and communication medium 108.

In step 710, SCDI 110 receives the communication flow, and identifies the debug frame(s) interlaced within the communication flow in step 712. More specifically, SCDI 110 receives the communication flow via I/O interface 402, whereupon debug filter 504 detects one or more frames with an invalid address

populating the node address field 608, while the error detection field 616 does not indicate any error of transmission. Accordingly, controller 502 concludes that such received frames are debug frames.

In response to receiving the communication flow with interlaced debug frames, steps 710 and 712, controller 502 of SCDI 110 promotes application frames to an appropriate smart card application 404, while the debug frames are routed to debug monitor 506, step 714. Controller 502 identifies the appropriate smart card application 404 to route the application frames using information (e.g., source and/or destination address information) embedded within node address field 608.

In response to receiving the communication frames, the appropriate smart card application 404 (i.e., the one to which the application frames were addressed) performs in accordance with the program code of the application and any instructions received in the application frames, subject to the debug monitor 506. Similarly, debug monitor 506 controls smart card resources according to debug instructions received in the debug frames to control execution of smart card application 404 and/or to interrogate smart card resources. In response to execution of received communication frames (i.e., application and debug) within their respective applications (i.e., smart card application and debug monitor), smart card application 404 may generate response application frames. Similarly, debug monitor 506 may generate response debug frames depending, of course, on the point at which execution of the applications is suspended, step 716. In this manner, debug monitor 506 of SCDI 110, in response to the innovative interlaced debug protocol, manage execution of smart card applications, and disclosure of smart card state information to facilitate application development.

In step 718, SCDI 110 receives the response application frames generated by smart card application 404 and interlaces received response debug frames generated

by debug monitor 506, if any, to generate a response communication flow. The communication flow is transmitted to the computer system 102 via communication medium 108 and card reader 106, step 720.

In step 722, CDI 114 receives the response communication flow from the smart card 104. More specifically, debug filter 304 receives and analyzes the response frames to detect debug frames. In step 724, controller 302 of CDI 114 promotes application frames to the host application 116, while identified debug frames are promoted to the debug environment.

Turning briefly to **Fig. 8**, a signaling diagram for an example communication session between a host system and a smart card utilizing the interlaced debug protocol of the present invention is presented. As shown, the communication is broken down according to the functional elements discussed above, namely, between application development tool 118, a debug environment 802, CDI 114, SCDI 110, debug monitor 506 and a smart card application 404. According to one embodiment of the present invention, application frames are denoted by pseudo-code having the "Normal" tag, while debug frames are denoted by pseudo-code having a "Debug" tag.

The example communication session depicted in Fig. 8 adheres to the basic flow illustrated in Fig. 7 and, thus, will not be described in detail. Rather, the signaling diagram of Fig. 8 is intended to provide an example of how debug frames are interlaced within the normal communication flow between a host system and a smart card, and how the CDI 114 and the SCDI 110 promote the received frames accordingly.

Given the foregoing, it is to be appreciated that the innovative smart card development interface 110 and the interlaced debug protocol of the present invention transform the otherwise closed architecture of an otherwise typical smart

card 104 into an application development tool. Moreover, the client development interface 114 transforms a common application development tool such as Microsoft's Visual BASIC, or Visual C/C++ into a smart card application development tool. Accordingly, the combination of the smart card development interface 110, the client development interface 114 and the interlaced debug protocol enable a developer to enter the smart card development market with minimal cost, thereby facilitating the development of applications for limited-sized markets and promoting the growth of the smart card industry. Although the invention has been described in language specific to structural features and/or methodological steps, it is to be understood that the invention defined in the appended claims is not necessarily limited to the specific features or steps described. Rather, the specific features and steps are disclosed as preferred forms of implementing the claimed invention.

CLAIMS

1. An integrated circuit (IC) card comprising:
an input/output (I/O) interface; and
a smart card development interface, coupled to the I/O interface, to receive
5 and identify one or more debug frames interlaced within a normal communication
flow between the IC card and a host system.

2. An IC card according to claim 1, further comprising:
a memory device having stored therein a plurality of executable instructions;
10 and
a controller, coupled to the memory device and the smart card development
interface, to execute at least a subset of the plurality of executable instruction to
selectively implement one or more of a plurality of IC card applets.

- 15 3. An IC card according to claim 2, wherein the memory device includes
a plurality of executable instructions which, when executed, implement a debug
application which selectively controls other applications executing on the IC card.

4. An IC card according to claim 1, wherein the smart card development
20 interface includes a debug filter to identify and remove the debug frames from the
normal communication flow.

5. An IC card according to claim 4, wherein the debug filter redirects the
debug frames to a debug application on the IC card.

6. An IC card according to claim 1, further comprising a debug application, responsive to debug instructions embedded within received debug frames, the debug application providing a user with a host of application debug features enabled in response to the received debug instructions.

5

7. An IC card according to claim 6, wherein select debug instructions invoke one or more of the following debug features: read/write IC card memory, get/set breakpoints in an IC card applet, sequentially step an IC card application, run an IC card applet, and release an IC card applet frame.

10

8. An IC card according to claim 1, wherein the IC card communicates with a remote host system using a transport protocol comprising application data units (APDU) and debug protocol data units (DPDU).

15

9. An IC card according to claim 8, wherein the transport protocol is a standard smart card communication protocol, wherein the APDU and the DPDU adhere to the standard IC card communication protocol.

20

10. An IC card according to claim 8, wherein the smart card development interface further comprises a debug filter which identifies DPDU within the normal communication flow to redirect the DPDU to a debug application on the IC card.

11. An IC card according to claim 10, wherein the debug filter identifies DPDU within the normal communication flow by detecting an invalid source and/or destination address identifier within the debug frame.

5 12. An IC card according to claim 1, wherein the IC card communicates with a remote host system using a transport protocol comprising application data units (APDU) including normal application frames and debug frames.

10 13. A storage medium having stored thereon a plurality of executable instructions which, when executed, implement the smart card development interface of claim 1.

14. A method of debugging a smart card application, the method comprising:

15 receiving one or more debug frames interlaced with application frames comprising a normal communication flow between a smart card and a host system;

identifying the one or more debug frames;

20 routing the received debug frames to a debug application executing on the smart card, while promoting the application frames to an application executing on the smart card, subject to conditions imposed by the debug frames.

15. A method according to claim 14, wherein the step of identifying the one or more debug frames comprises:

25 reading a source and/or destination address of frames comprising the normal communication flow; and

detecting invalid source and/or destination addresses in select frames denoting debug frames.

16. A method according to claim 14, further comprising:
5 implementing one or more debug features on the smart card according to debug instructions embedded within the received debug frames.

17. A method according to claim 16, wherein the debug features include one or more of read/write smart card memory, get/set breakpoints in a smart card
10 application, sequentially step a smart card application, run a smart card application, and release a smart card application frame.

18. A method according to claim 14, further comprising:
generating a response debug frame to a received debug frame;
15 interlacing the response debug frame with response application frames; and sending the response debug frame and response application frames to a host system.

19. A storage medium having stored thereon a plurality of instructions
20 which, when executed, implement the method of claim 14.

20. A computer system comprising:
an input/output (I/O) interface; and
a client development interface, coupled to the I/O interface, to receive and
25 identify debug frames interlaced within the normal communication flow between the computer system and a removably coupled smart card.

21. A computer system according to claim 20, further comprising:
a memory device having stored therein a plurality of instructions; and
a processor, coupled to the memory device and the client development
5 interface, to execute at least a subset of the plurality of instructions to implement
one or more applications including a smart card development application having a
debug environment to send and receive debug frames to the coupled IC card
interlaced within the normal communication flow between the computer system and
the IC card.

10

22. A computer system according to claim 14, wherein the memory
device includes a plurality of executable instructions which, when executed,
implement a debug application on the computer system to communicate with and
control smart card resources.

15

23. A computer system according to claim 20, wherein the client
development interface includes a debug filter to identify and remove the debug
frames from the normal communication flow between the computer system and the
smart card.

20

24. A computer system according to claim 23, wherein the debug filter
redirects debug frames received from the smart card to a debug application
executing on the computer system.

25. A computer system according to claim 20, further comprising a debug application, to write and read debug frames to and from the smart card, facilitating a number of application debugging features.

5 26. A computer system according to claim 25, wherein the debug frames written by the debug application invoke one or more of the following debug features: read/write smart card memory, get/set breakpoints in a smart card application, sequentially step a smart card application, run a smart card application, and release a smart card application frame.

10

27. A computer system according to claim 20, wherein the computer system communicates with the smart card using a transport protocol comprising application data units (APDU) and debug protocol data units (DPDU).

15 28. A computer system according to claim 27, wherein the client development interface further comprises a debug filter which identifies DPDU within the normal communication flow to redirect the DPDU to a debug application executing on the computer system.

20 29. A computer system according to claim 29, wherein the debug filter identifies DPDU within the normal communication flow by detecting an invalid source and/or destination address identifier within the debug frame.

30. A storage medium having stored thereon a plurality of executable instructions which, when executed, implement the client development interface of claim 20.

5 31. A computer-implemented method for debugging a smart card application, the method comprising:

generating one or more debug frames containing debug instructions;

interlacing the generated debug frames with one or more application frames generated according to an application executing on the computer; and

10 sending the application frames with the interlaced debug frames to a removably coupled smart card, wherein the debug frames invoke one or more debug features of the smart card.

32. A computer-implemented method according to claim 31, wherein the
15 application frames are generated by an application executing within an application development environment, while the debug frames are generated in response to user interaction with the smart card application development environment.

33. A computer-implemented method according to claim 31, wherein
20 generating one or more debug frames comprises populating a source and/or destination field of the debug frame with an invalid source and/or destination address.

34. A computer-implemented method according to claim 31, further comprising:

receiving a normal communication flow from the smart card including debug frames interlaced with application frames, wherein the debug frames received from the smart card are received in response to debug frames issued by the computer.

35. A computer-implemented method according to claim 34, wherein the application frames are promoted to an associated application executing within an application development tool executing on the computer, while the debug frames are promoted to an application debug environment of the application development tool executing on the computer.

36. A communication protocol, employed between a host system and a smart card, the protocol comprising:

a plurality of application frames comprising a normal communication flow between a host application and a smart card application; and

one or more debug frames, interlaced with the application frames within the normal communication flow, to enable a debug application executing on the host system to selectively access and control smart card resources.

37. A communication protocol according to claim 36, wherein the debug application and the host application are executing on separate host systems, each communicatively coupled to the smart card.

38. A communication protocol according to claim 36, wherein the one or more debug frames include debug instruction to implement one or more of the following debug features: read/write smart card memory, get/set breakpoints in a smart card application, sequentially step a smart card application, run a smart card
5 application, and release a smart card application frame.

39. A communication protocol according to claim 36, wherein the debug frame is distinguished from an application frame by incorporating an invalid source
10 address.

40. A communication protocol according to claim 36, wherein the debug frame is distinguished from an application frame by incorporating an invalid
15 destination address.

41. An application development system comprising:
a computer system to execute an application within an application
development tool; and
a smart card incorporating a smart card development interface, coupled to
the computer system, to receive and identify debug frames interlaced with
20 application frames within a normal communication flow between the application
executing on the computer system and the smart card, wherein the smart card
development interface promotes the application frames to an application layer of
the smart card, and invokes debug features of the smart card in response to debug
instructions embedded within the received debug frames.

42. An application development system according to claim 41, wherein the computer system further comprises:

5 a client development interface, to interlace debug frames generated by the application development tool with application frames generated by the application executing within the application development tool.

43. An application development system according to claim 42, wherein the application development tool generates debug frames in response to user
10 interaction with the application development tool.

44. An application development system according to claim 43, wherein the application development tool populates a source and/or destination field of the debug frame with an invalid source and/or destination address.
15

45. An application development system according to claim 43, wherein the debug frames invoke and control one or more smart card resources facilitating debugging of the application executing within the application development tool of the computer system.
20

46. An application development system according to claim 42, wherein the client development interface includes a debug filter to identify and route debug frames received from the smart card.

47. An application development system according to claim 41, wherein the smart card development interface comprises a debug filter to identify debug frames within the received normal communication flow.

5 48. An application development system according to claim 47, wherein the debug filter identifies debug frames by an invalid source and/or destination address embedded within a source and/or destination field of the debug frame.


 49. An application development system according to claim 41, further
10 comprising:

 a communication protocol, employed by the computer system and the smart card to communicate therebetween, the communication protocol comprising,

 a plurality of application frames comprising a normal communication flow between a host application and a smart card application; and

15 one or more debug frames, interlaced with the application frames within the normal communication flow, to enable a debug application executing on the host system to selectively access and control smart card resources.

100



1/7

Fig. 1




Fig. 4




Fig. 3




Fig. 5




Fig. 6




Fig 7





Fig. 8



INTERNATIONAL SEARCH REPORT

International Application No.
PCT/US 00/12934

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06F11/36				
According to International Patent Classification (IPC) or to both national classification and IPC				
B. FIELDS SEARCHED				
Minimum documentation searched (classification system followed by classification symbols) IPC 7 G06F				
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched				
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, IBM-TDB				
C. DOCUMENTS CONSIDERED TO BE RELEVANT				
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	US 5 615 331 A (TOORIAN ET AL.) 25 March 1997 (1997-03-25) column 3, line 27 - line 52 ---	1-49		
A	US 5 630 049 A (CARDOZA ET AL.) 13 May 1997 (1997-05-13) column 8, line 55 -column 9, line 45 ---			
A	EP 0 356 237 A (HITACHI MAXELL LTD.) 28 February 1990 (1990-02-28) column 2, line 36 -column 3, line 17 ---			
A	FR 2 667 419 A (GEMPLUS CARD INT) 3 April 1992 (1992-04-03) claim 1 -----			
<input type="checkbox"/> Further documents are listed in the continuation of box C.				
<input checked="" type="checkbox"/> Patent family members are listed in annex.				
° Special categories of cited documents :				
<table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: none; vertical-align: top;"> "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed </td> <td style="width: 50%; border: none; vertical-align: top;"> "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family </td> </tr> </table>			"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family			
Date of the actual completion of the international search <h2 style="text-align: center;">14 September 2000</h2>		Date of mailing of the international search report <h2 style="text-align: center;">21/09/2000</h2>		
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer <h2 style="text-align: center;">Corremans, G</h2>		

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/12934

Patent document cited in search report	A	Publication date	Patent family member(s)	Publication date
US 5615331	A	25-03-1997	NONE	
US 5630049	A	13-05-1997	NONE	
EP 356237	A	28-02-1990	JP 2059937 A US 5126541 A	28-02-1990 30-06-1992
FR 2667419	A	03-04-1992	NONE	