

(43) International Publication Date
25 September 2014 (25.09.2014)(51) International Patent Classification:
GI1C 11/15 (2006.01) *GI1C 13/00* (2006.01)(21) International Application Number:
PCT/JP2014/057026(22) International Filing Date:
11 March 2014 (11.03.2014)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/804,557 22 March 2013 (22.03.2013) US
14/018,242 4 September 2013 (04.09.2013) US

(72) Inventors; and

(71) Applicants : **TAKAHASHI, Masahiro** [JP/KR]; c/o IP Division, 35th floor, 1-1, Shibaura 1-chome, Minato-ku, Tokyo, 1058001 (JP). **KATAYAMA, Akira** [JP/KR]; c/o IP Division, 35th floor, 1-1, Shibaura 1-chome, Minato-ku, Tokyo, 1058001 (JP). **KIM, Dong Keun** [KR/KR]; c/o Patent Development Team, 4th floor, M7B Bldg., 2091, Gyeongchung-daero Bubal-eub, Icheon-si, Gyeonggi-do, 467701 (KR). **OH, Byoung Chan** [KR/KR]; c/o Patent Development Team, 4th floor, M7B Bldg., 2091, Gyeongchung-daero Bubal-eub, Icheon-si, Gyeonggi-do, 467701 (KR).(74) Agents: **KURATA, Masatoshi** et al.; c/o SUZUYE & SUZUYE, 6th floor, Kangin-Fujiya Bldg. 1-3-2, Toranomon, Minato-ku, Tokyo, 1050001 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: RESISTANCE CHANGE MEMORY




FIG. 2

(57) Abstract: According to one embodiment, a resistance change memory includes a memory cell, a sense amplifier and a global bit line. The memory cell is disposed at a location where a local bit line and a word line intersect each other. The memory cell is connected to both the local bit line and the word line. The sense amplifier reads data stored on the memory cell by supplying a read current to the memory cell. The global bit line is connected between the local bit line and the sense amplifier. The global bit line feeds the read current supplied by the sense amplifier to the local bit line. The sense amplifier charges the global bit line, before the local bit line and the global bit line are connected to each other.



Published:

— *with international search report (Art. 21(3))*

- 1 -

D E S C R I P T I O N

RESISTANCE CHANGE MEMORY

5 Cross-Reference to Related Applications

This application is based upon and claims the benefit of priority from Provisional Application No. 61/804,557, filed March 22, 2013; and U.S. Patent Application No. 14/018,242, filed September 4, 2013, the entire contents of all of which are incorporated herein by reference.

Field

Embodiments described herein relate generally to a resistance change memory.

15 Background

Recently, semiconductor memories have attracted attention, which include a nonvolatile memory, such as a resistance change memory (e.g., magnetoresistive random access memory (MRAM), phase change random access memory (PRAM), resistive random access memory (ReRAM), etc.) as a memory device.

A typical resistance change memory is configured to differentiate between data "1" and data "0" by changing its resistance through the supply of a current (or the application of a voltage). In addition, a resistance change memory is equipped with a sense amplifier that senses a slight variation in a read

- 2 -

current from each memory cell.

Brief Description of the Drawings

FIG. 1 is a view illustrating a configuration of a resistance change memory according to a first embodiment;

FIG. 2 is a circuit diagram of a main constituent part of the resistance change memory;

FIG. 3 is a timing chart of a read operation performed by the resistance change memory;

FIG. 4 is an exemplary timing chart of a read operation performed by a resistance change memory as a comparative example;

FIG. 5 is a circuit diagram of a main constituent part of a resistance change memory according to a second embodiment;

FIG. 6 is a timing chart of a read operation performed by the resistance change memory;

FIG. 7 is a circuit diagram of a main constituent part of a resistance change memory according to a third embodiment;

FIG. 8 is a circuit diagram of a main constituent part of a resistance change memory according to a fourth embodiment; and

FIG. 9 is a timing chart of a read operation performed by a resistance change memory according to a fifth embodiment.

Detailed Description

- 3 -

Hereinafter, a resistance change memory according to embodiments will be described, with reference to the accompanying drawings. In the following description, the same reference numerals are given to components
5 having the same function and configuration, and an overlapping description will be given only when needed.

In general, according to one embodiment, a resistance change memory includes a first memory cell, a word line, a first bit line, first and second
10 inverters, and first, second, third, fourth, fifth and sixth MOS transistors. The first memory cell has a resistance change element. The word line is connected to the first memory cell, and is driven based on an address signal. The first bit line is connected to the
15 first memory cell while intersecting the word line, and is selected based on the address signal. The first inverter has a first input terminal, a first output terminal, and first and second voltage terminals. The second inverter has a second input terminal, a second
20 output terminal, and third and fourth voltage terminals. The second input terminal is connected to the first output terminal, and the second output terminal is connected to the first input terminal. The first MOS transistor is connected to the first output terminal.
25 The second MOS transistor is connected to the second output terminal. The third MOS transistor is connected to the first voltage terminal. The fourth MOS

- 4 -

transistor is connected to the third voltage terminal.
One end of a current path of the fifth MOS transistor
is connected to the first voltage terminal. A first
signal is supplied to a gate of the fifth MOS

5 transistor. A second bit line is connected to another
end of the current path of the fifth MOS transistor.
The sixth MOS transistor is connected between the first
and second bit lines. A second signal is supplied to a
gate of the sixth MOS transistor. Before the sixth MOS
10 transistor is turned on by the second signal, the fifth
transistor is turned on by the first signal.

[First Embodiment]

FIG. 1 is a view illustrating a configuration of a
resistance change memory according to a first
15 embodiment.

The resistance change memory includes a memory
cell array 11, a sense amplifier 12, drivers/sinkers 13
and 14, a driver 15, a constant current generation
circuit 16, a reference current generation circuit 17,
20 and a controller 18.

The memory cell array 11 has a plurality of memory
cells MC arrayed in a matrix fashion. The memory cells
MC are connected between a local bit line LBL<0> and a
local source line LSL<0>, between a local bit line
25 LBL<1> and a local source line LSL<1>, ... and between
a local bit line LBL<n> and a local source line LSL<n>,
respectively. Furthermore, the memory cells are

- 5 -

connected to word lines WL<0> to WL<n>, respectively.

In other words, the memory cells MC are arranged at locations where the word lines WL<0> to WL<n> intersect both the local bit lines LBL<0> to LBL<n> and the local source lines LSL<0> to LSL<n>, respectively. It should be noted that n represents 0, 1, 2, ... or n.

Ones of the local bit lines LBL<0> to LBL<n> are connected to a global bit line GBL through N-channel MOS field-effect transistors (hereinafter, referred to as nMOS transistors) M1<0> to M1<n>, respectively. Column selection signals CSL<0> to CSL<n> are supplied to the gates of the nMOS transistors M1<0> to M1<n>, respectively. The other end of each of the local bit lines LBL<0> to LBL<n> is connected to the plurality of memory cells MC.

The global bit line GBL is connected to the driver/sinker 14. Furthermore, the global bit line GBL is connected to the sense amplifier 12 through an nMOS transistor M4. The gate of the nMOS transistor M4 is connected to the constant current generation circuit 16 for generating a constant current. The global bit line GBL is connected to a reference voltage terminal, such as a ground potential terminal Vss, through an nMOS transistor M6. A discharge signal DIS is supplied to the gate of the nMOS transistor M6.

One ends of the local source lines LSL<0> to LSL<n> are connected to a global source line GSL

- 6 -

through nMOS transistors M2<0> to M2<n>, respectively.
The column selection signals CSL<0> to CSL<n> are
supplied to the gates of the nMOS transistors M2<0> to
M2<n>, respectively. The other end of each of the
5 local source lines LSL<0> to LSL<n> is connected to the
plurality of memory cells MC.

The global source line GSL is connected to the
driver/sinker 13. Furthermore, the global source line
GSL is connected to a reference voltage end, such as
10 the ground potential terminal Vss, through an nMOS
transistor M3. A signal SINK is supplied to the gate
of the nMOS transistor M3. Furthermore, the global
source line GSL is connected to a reference voltage
terminal, such as the ground potential terminal Vss,
15 through the nMOS transistor M8. A discharge signal DIS
is supplied to the gate of the nMOS transistor M8.

The drivers/sinkers 13 and 14 feed a write current
to each memory cell MC in a direction according to data
to be written, during a write operation. In this way,
20 the drivers/sinkers 13 and 14 write data into each
memory cell MC.

The word lines WL<0> to WL<n> are connected to the
driver 15 for driving the word lines WL<0> to WL<n>.

The gate of the nMOS transistor M4 is connected to
25 the constant current generation circuit 16 for
generating a constant current. The sense amplifier 12
is connected to the reference current generation

- 7 -

circuit 17 for supplying a reference current to the sense amplifier 12. Furthermore, the controller 18 is connected to both the driver 15 and the sense amplifier 12. The controller 18 controls the operations performed by individual parts of the above resistance change memory. For example, the controller 18 generates a control signal to be supplied to the sense amplifier 12, and controls a read operation performed by the sense amplifier 12.

FIG. 2 is a circuit diagram of a configuration of the memory cell array 11, the sense amplifier 12 and the constant current generation circuit 16 in FIG. 1.

Hereinafter, a configuration of the memory cell array 11 will be described.

The memory cell array 11 has the plurality of memory cells MC arranged in a matrix fashion at the locations where the word lines WL<0> to WL<n> intersect both the local bit lines LBL<0> to LBL<n> and the local source lines LSL<0> to LSL<n>, respectively, as described above. It should be noted that n represents 0, 1, 2, ... or n.

Each memory cell MC includes, for example, a resistance change element RE and a selection transistor ST. The resistance change element RE is an element that is configured to change its resistance through the supply of a current or the application of a voltage. Examples of the resistance change element RE include,

- 8 -

but are not limited to, a magnetic tunnel junction (MTJ) element, a variable resistive element, a phase change element, and a ferro-electric element. The gate of the selection transistor ST is connected to the word line WL. The selection transistor ST is turned on by the word line WL, whereby the memory cell MC is selected.

Ones of the local bit lines LBL<0> to LBL<n> are connected to the global bit line GBL through the column selection transistors M1<0> to M1<n>, respectively. The column selection signals CSL<0> to CSL<n> are supplied to the gates of the column selection transistors M1<0> to M1<n>, respectively.

The global bit line GBL is connected to a connection node between nMOS transistors M12 and M15 in the sense amplifier 12 through a clamp transistor M4 and a transfer transistor M5, both current paths of which are connected in series to each other.

Furthermore, the global bit line GBL is connected to the reference voltage terminal, such as the ground potential terminal Vss, through the discharge transistor M6. The discharge signal DIS is supplied to the gate of the discharge transistor M6.

One ends of the local source lines LSL<0> to LSL<n> are connected to the global source line GSL through the column selection transistors M2<0> to M2<n>, respectively. The column selection signals CSL<0> to

- 9 -

CSL<n> are supplied to the gates of the column selection transistors M2<0> to M2<n>, respectively.

The global source line GSL is connected to the reference voltage terminal, such as the ground potential terminal Vss, through the transfer transistor M3. The signal SINK is supplied to the gate of the transfer transistor M3. Furthermore, the global source line GSL is connected to the reference voltage, such as the ground potential terminal Vss, through the discharge transistor M8. The discharge signal DIS is supplied to the gate of the discharge transistor M8.

Hereinafter, a configuration of the sense amplifier 12 will be described.

The sense amplifier 12 is a current sensing type of sense amplifier. The sense amplifier 12 is provided with: a first inverter including a P-channel field-effect transistor (hereinafter, referred to as a pMOS transistor) M11 and an nMOS transistor M12; a second inverter including a pMOS transistor M13 and an nMOS transistor M14; nMOS transistors M15 and M16; and pMOS transistors M17 and M18.

The first inverter (the transistors M11 and M12) includes a first input terminal, a first output terminal, and first and second voltage terminals. The second inverter (the transistors M13 and M14) includes a second input terminal, a second output terminal, and third and fourth voltage terminals. The second input

- 10 -

terminal is connected to the first output terminal, and the second output terminal is connected to the first input terminal.

5 The first output terminal of the first inverter is connected to the drain of the pMOS transistor M17, and the source of the pMOS transistor M17 is connected to a power supply voltage terminal VDD. The second output terminal of the second inverter is connected to the drain of the pMOS transistor M18, and the source of the
10 pMOS transistor M18 is connected to the power supply voltage terminal VDD. A first sense enable signal SEN1 from the controller 18 is supplied to both gates of the nMOS transistors M17 and M18.

15 A first voltage terminal of the first inverter (or the source of the transistor M12) is connected to the drain of the nMOS transistor M15, and the source of the nMOS transistor M15 is connected to the ground potential terminal Vss. The third voltage terminal of the second inverter (or the source of the transistor
20 M14) is connected to the drain of the nMOS transistor M16, and the source of the nMOS transistor M16 is connected to the ground potential terminal Vss. A second sense enable signal SEN2 from the controller 18 is supplied to both gates of the nMOS transistors M15
25 and M16.

The first voltage terminal of the first inverter (or the source of the transistor M12) is connected to

- 11 -

the drain of the nMOS transistor M5. A read enable signal REN from the controller 18 is supplied to the gate of the nMOS transistor M5. The source of the nMOS transistor M5 is connected to the global bit line GBL through the nMOS transistor M4. The gate of the nMOS transistor M4 is connected to the constant current generation circuit 16.

The third voltage terminal of the second inverter (or the source of the transistor M14) is connected to the reference current generation circuit 17. The reference current generation circuit 17 is configured to supply a reference current IREF to the sense amplifier 12. Here, the reference current IREF is set to an intermediate value between respective cell currents which cause the memory cell to store "0" and "1." This reference current IREF is generated by, for example, a reference cell.

Hereinafter, a configuration of the constant current generation circuit 16 will be described.

The gate of the nMOS transistor M4 is connected to the constant current generation circuit 16. The constant current generation circuit 16 applies a clamp voltage Vclamp (for example, 0.1 to 0.6 V), which is a preset analog voltage, to the gate of the nMOS transistor M4 during a read operation. In response, a voltage at the drain of the nMOS transistor M4 is clamped constant. This constant voltage serves the

- 12 -

purpose of limiting a current flowing through each memory cell MC so as not to exceed an upper limit, thus preventing data stored on a selected one of the memory cells MC from being damaged.

5 The constant current generation circuit 16 includes a constant current source I1, an nMOS transistor M7, and a resistor R1. The drain of the nMOS transistor M7 is connected to the power supply voltage terminal VDD through the constant current
10 source I1, and connected to the gate of the nMOS transistor M7 itself. The source of the nMOS transistor M7 is connected to the ground potential terminal Vss through the resistor R1.

 Next, a description will be given of a read
15 operation performed by the resistance change memory according to the first embodiment, with reference to FIG. 3.

 FIG. 3 is a timing chart of a read operation performed by the resistance change memory.

20 A standby state, which is assumed before a read operation is initiated, is as follows.

 In the sense amplifier 12, the first sense enable signal SEN1 is "Low" in level, which causes the pMOS transistors M17 and M18 to be in an on state, and the
25 second sense enable signal SEN2 is "Low" in level, which causes both pMOS transistors M15 and M16 to be in an off state. Moreover, the read enable signal REN is

- 13 -

"Low" in level, which causes the nMOS transistor M5 to be in an off state. As a result, both voltage potentials at nodes S0 and S0b are precharged at a potential of a supply voltage VDD, and the sense
5 amplifier 12 assumes a standby state.

The clamp voltage Vclamp, which is a constant analog voltage, is applied to the nMOS transistor M4, and the nMOS transistor M4 is in an on state during the standby state.

10 In the memory cell array 11, the word line WL<n> is in an inactive state (or in a "Low" state) and the column selection signal CSL<n> is in a "Low" state, which causes the nMOS transistor M1<n> to be in an off state.

15 After both voltage potentials on the global bit line GBL and the global source line GSL are discharged at the grand voltage potential Vss while both discharge transistors M6 and M8 are in an on state, both
20 discharge transistors M6 and M8 are turned off by the discharge signal DIS. The discharge transistors M6 and M8 may be optionally provided. Further, the sink transistor M3 in a turn-off state is turned on. It is preferable that the timing at which the sink transistor M3 is turned on be set before a read current flows
25 through the memory cell MC.

In the above state, an external source inputs an active command and an address signal to the controller

- 14 -

18 of the resistance change memory. In response, the controller 18 generates a bank active signal for activating a bank, based on the address signal, and activates a bank to be used, by using the bank active
5 signal.

At this time, the controller 18 sets the level of the read enable signal REN to "High" through the address signal or the bank active signal, thereby turning on the nMOS transistor M5. As a result, a
10 current flows from the sense amplifier 12 to the global bit line GBL through the nMOS transistors M4 and M5, so that a readout route including the global bit line GBL is charged. It should be noted that the bank active signal is used in the above description, but another
15 internal signal generated from the address signal may be used instead of the bank active signal.

In the memory cell array 11, in turn, the local bit line LBL<n> and the local source line LSL<n> are selected through the column selection signal CSL<n>.

20 In addition, the word line WL<n> is driven, so that the memory cell MC to be read is selected. Specifically, by setting the level of the column selection signal CSL<n> to "High," the nMOS transistors M1<n> and M2<n> are turned on. As a result, the local bit line LBL<n>
25 is connected to the global bit line GBL, and the local source line LSL<n> is connected to the global source line GSL.

- 15 -

Furthermore, by setting the level of the word line WL<n> to "High," the selection transistor ST is turned on. As a result, the memory cell MC to be read is selected. In this case, the nMOS transistor M3 is in
5 an on state through the signal SINK, during the read operation. Through the above processing, a read current is fed from the sense amplifier 12 to the selected memory cell MC.

Next, by setting the level of the first sense enable signal SEN1 to "High," both pMOS transistors M17
10 and M18 are turned off. As a result, precharging both nodes SO and SOb is stopped. Then, the read current becomes a current supplied only from the power supply voltage terminal VDD to which both drains of the nMOS
15 transistors M11 and M13 are connected. In this case, the read current is changed depending on data ("0" or "1") stored on the selected memory cell MC. In other words, the read current is changed depending on which
20 of the low and high resistance states the selected memory cell MC assumes. The read current changed in this manner, namely, depending on the data of the selected memory cell MC refers to a cell current IDATA.

After that, by setting the level of the second sense enable signal SEN2 to "High," both nMOS
25 transistors M15 and M16 are turned on. In response, the reference current IREF driven by the reference current generation circuit 17 is compared with the cell

- 16 -

current IDATA. As a result, a level of a latch circuit including the pMOS transistors M11 and M13 and the nMOS transistors M12 and M14 is retained at a "High" or "Low" level, in accordance with the comparison result.

5 Finally, (data in) a "High" or "Low" level which is retained in the latch circuit is output from the nodes SO and SOb as output signals OUT and OUTb, respectively.

Here, the reference current IREF is set to an intermediate value between respective cell currents
10 which cause the memory cell to store "0" and "1". The reference current IREF may be generated by, for example, a reference memory cell.

As described above, the nMOS transistor M5 is turned on by the read enable signal REN, thereby
15 charging the global bit line GBL in advance. Then, the memory cell MC is selected by the column selection signal CSL<n> and the word line WL<n>, and the read current is fed to the selected memory cell MC. In other words, the global bit line GBL is precharged,
20 before the memory cell MC is selected through the column selection signal CSL<n> and then the word line WL<n> and the read current is fed to the selected memory cell MC. Consequently, it is possible to shorten a read time by a time required for charging the
25 global bit line GBL.

In the first embodiment, after the readout route including the global bit line GBL is precharged, the

- 17 -

read operation is performed by selecting the memory cell through the column selection signal CSL<n> and feeding the read current to the selected memory cell.

This embodiment enables a time of charging the bit line, which is basically regarded as an unnecessary time and affects the read time, to be removed from an actual read time. Consequently, it is possible to shorten the read time.

Furthermore, by using the address signal or the internal signal generated from the address signal, the signal for initiating the charging of the readout route (read enable signal REN) is generated. In other words, the address signal or the internal signal generated from the address signal triggers the charging of the readout route. Accordingly, it is possible to set the timing of initiating the charging of the readout route efficiently.

Furthermore, in this embodiment, the bit lines are precharged with the current supplied from the sense amplifier, as described above. Therefore, this embodiment eliminates the need for installing an extra precharging circuit, and also avoids the increase in the area.

FIG. 4 is an exemplary timing chart of a read operation performed by a resistance change memory as a comparative example.

First, in accordance with input address

- 18 -

information, the word line WL<n> is activated and the level of the column selection signal CSL<n> is set to "High," which turns on the nMOS transistors M1<n> and M2<n>, as illustrated in FIG. 4. Then, the level of the read enable signal REN is set to "High", which turns on the nMOS transistor M5. In this case, the nMOS transistor M3 is in an on state through the signal SINK, during a read operation.

As a result, a current is fed from the sense amplifier 12 to the global bit line GBL through the nMOS transistors M4 and M5, so that a readout route including the global bit line GBL is discharged and the read current flows through the selected memory cell MC.

In turn, both levels of the first and second sense enable signals SEN1 and SEN2 are set to "High." As a result, a level of the latch circuit is retained at a "High" or "Low" level, in accordance with data stored on the selected memory cell MC. Finally, (data in) a "High" or "Low" level which is retained in the latch circuit is output.

During the read operation as in FIG. 4, the read enable signal REN is activated, and then the capacity of the readout route (mainly, the global bit line GBL) is charged in accordance with its RC time constant. As a result, a signal appears on the readout route. However, the charging time for the readout route, as described above, does not directly contribute to the

- 19 -

operation of reading the memory cell. If this charging time considerably extends, it may affect the reading time. In other words, the charging time may extend the reading time unnecessarily.

5 In contrast, in the first embodiment, the readout route is charged by activating the reading start signal (or the read enable signal REN) in advance through the address signal or the internal signal generated from the address signal. Followed by, the word line WL and
10 the column selection signal CSL are activated, then the initializing signal (or the first sense enable signal SEN1) for the sense amplifier is inactivated, and the latch start signal (or the second sense enable signal SEN2) is activated. Finally, the read current is fed
15 to the selected memory cell MC, and data stored on the selected memory cell MC is read.

 In this embodiment, as described above, the readout route including the global bit line is precharged, and then the read current is fed to the
20 selected memory cell, so that the read operation is initiated. This embodiment makes it possible to shorten the charging time for the readout route, thereby shortening the reading time. Furthermore, in this embodiment, the readout route including the global
25 bit line is precharged with a current supplied from the sense amplifier, as described above. Therefore, this embodiment eliminates the need for installing an extra

- 20 -

precharging circuit, and also avoids the increase in the area.

[Second Embodiment]

As for a second embodiment, a description will be
5 given of an example of precharging a global bit line through the switching of a clamp transistor M4.

FIG. 5 is a circuit diagram of a configuration of a memory cell array 11, a sense amplifier 12, and a constant current generation circuit 16 in the second
10 embodiment.

A resistance change memory according to the second embodiment has a circuit equivalent to that of FIG. 2 from which the transfer transistor M5 disposed between the clamp transistor M4 and the sense amplifier 12 is
15 removed, as illustrated in FIG. 5. The remaining configuration of the resistance change memory according to the second embodiment, namely, other configurations of a memory cell array, a sense amplifier, and a constant current generation circuit are the same as
20 those of the first embodiment as in FIGS. 1 and 2. Therefore, the descriptions thereof will be omitted.

First, a description will be given of a read operation performed by the resistance change memory according to the second embodiment, with reference to
25 FIG. 6.

FIG. 6 is a timing chart of a read operation performed by the resistance change memory.

- 21 -

A standby state, which is assumed before a read operation is initiated, is the same as that as illustrated in FIG. 3.

In the above state, an external source inputs an active command and an address signal to a controller 18 of the resistance change memory. In response, the controller 18 generates a bank active signal for activating a bank, based on the address signal, and activates a bank to be used, through the bank active signal.

In the above case, the address signal or the bank active signal triggers the application of a clamp voltage V_{clamp} to the gate of the nMOS transistor M4. When the clamp voltage V_{clamp} reaches a predetermined level, the nMOS transistor M4 is turned on. As a result, a current flows from a sense amplifier 12 to a global bit line GBL through the nMOS transistor M4, so that a readout route including the global bit line GBL is charged. It should be noted that the bank active signal is used in the above description, but another internal signal generated from the address signal may be used instead of the bank active signal.

In a memory cell array 11, in turn, a local bit line $\text{LBL}\langle n \rangle$ and a local source line $\text{LSL}\langle n \rangle$ are selected through a column selection signal $\text{CSL}\langle n \rangle$. In addition, a word line $\text{WL}\langle n \rangle$ is driven, so that a memory cell MC to be read is selected. Specifically, by setting the

- 22 -

level of the column selection signal CSL<n> to "High," both nMOS transistors M1<n> and M2<n> are turned on. As a result, the local bit line LBL<n> is connected to the global bit line GBL, and the local source line LSL<n> is connected to a global source line GSL. Furthermore, by setting the level of the word line WL<n> to "High," a selection transistor ST is turned on. As a result, the memory cell MC to be read is selected. In this case, an nMOS transistor M3 is in an on state through a signal SINK, during the read operation. Through the above processing, a read current is fed from the sense amplifier 12 to the selected memory cell MC.

Next, by setting the level of a first sense enable signal SEN1 to "High," both pMOS transistors M17 and M18 are turned off. As a result, precharging both nodes S0 and S0b is stopped. Then, the read current becomes a current supplied only from a power supply voltage terminal VDD to which both drains of nMOS transistors M11 and M13 are connected. In this case, the read current is changed depending on data stored on the selected memory cell MC.

After that, by setting the level of a second sense enable signal SEN2 to "High," both nMOS transistors M15 and M16 are turned on. In response, a reference current IREF driven by the reference current generation circuit 17 is compared with a cell current IDATA. As a

- 23 -

result, a level of a latch circuit including pMOS transistors M11 and M13 and nMOS transistors M12 and M14 is retained at a "High" or "Low" level, in accordance with the comparison result. Finally, (data
5 in) a "High" or "Low" level which is retained in the latch circuit is output from the nodes S0 and S0b as output signals OUT and OUTb, respectively.

As described above, the nMOS transistor M4 is turned on by the clamp voltage Vclamp, and the global
10 bit line GBL is charged in advance. Then, the memory cell MC is selected by the column selection signal CSL<n> and the word line WL<n>, and the read current is fed to the selected memory cell MC. In other words, the global bit line GBL is precharged, before the
15 memory cell MC is selected through the column selection signal CSL<n> and the word line WL<n> and then the read current is fed to the selected memory cell MC. Consequently, it is possible to shorten a read time by a time required for charging the global bit line GBL.

20 In the second embodiment, as described above, after the readout route including the global bit line GBL is precharged, the memory cell is selected by the column selection signal CSL<n>, and the read current is fed to the selected memory cell, so that the read
25 operation is initiated. This embodiment enables a time of charging the bit line, which is basically regarded as an unnecessary time and affects the read

- 24 -

time, to be removed from an actual read time.

Consequently, it is possible to shorten the read time.

Furthermore, by using the address signal or the internal signal generated from the address signal, the supply of a signal for specifying the upper limit of a current flowing through the selected memory cell MC (or the application of the clamp voltage V_{clamp}) is initiated. In other words, the address signal or the internal signal generated from the address signal triggers the charging of the readout route.

Accordingly, it is possible to set the timing of initiating the charging of the readout route efficiently.

Furthermore, in this embodiment, the bit lines are precharged with the current supplied from the sense amplifier, as described above. Therefore, this embodiment eliminates the need for installing an extra precharging circuit, and also avoids the increase in the area.

[Third Embodiment]

In the above first and second embodiments, the resistance change memory equipped with the current sensing type of sense amplifier has been provided. Meanwhile, as for the third embodiment, a description will be given of a resistance change memory equipped with a voltage sensing type of sense amplifier.

FIG. 7 is a circuit diagram of a configuration of

- 25 -

a memory cell array 11, a voltage sensing type of sense amplifier 12A, a constant current generation circuit 16, and a reference voltage generation circuit 17A in the third embodiment.

5 Hereinafter, a configuration of a memory cell array 11 will be described.

 A global bit line GBL is connected to the gate of an nMOS transistor M15 in the sense amplifier 12A through an nMOS transistor (clamp transistor) M4 and an
10 nMOS transistor (transfer transistor) M5, both current paths of which are connected in series to each other. The remaining configuration thereof is the same as that of the memory cell array as in FIG. 2.

 Hereinafter, a configuration of the sense
15 amplifier 12A will be described.

 The sense amplifier 12A is a voltage sensing type of sense amplifier. The sense amplifier 12A is provided with: a first inverter including a pMOS transistor M11 and an nMOS transistor M12; a second
20 inverter including a pMOS transistor M13 and an nMOS transistor M14; nMOS transistors M15, M16 and M19; and pMOS transistors M17, M18 and M20.

 The first inverter (the transistors M11 and M12) includes a first input terminal, a first output
25 terminal, and first and second voltage terminals. The second inverter (the transistors M13 and M14) includes a second input terminal, a second output terminal, and

- 26 -

third and fourth voltage terminals. The second input terminal is connected to the first output terminal, and the second output terminal is connected to the first input terminal.

5 The first output terminal of the first inverter is connected to the drain of the pMOS transistor M17, and the source of the pMOS transistor M17 is connected to a power supply voltage terminal VDD. The second output terminal of the second inverter is connected to the
10 drain of the pMOS transistor M18, and the source of the pMOS transistor M18 is connected to the power supply voltage terminal VDD. A first sense enable signal SEN1 from the controller 18 is supplied to both gates of the nMOS transistors M17 and M18.

15 The first voltage terminal of the first inverter (or the source of the transistor M12) is connected to the drain of the nMOS transistor M15. The third voltage terminal of the second inverter (or the source of the transistor M14) is connected to the drain of the
20 nMOS transistor M16. Both sources of the nMOS transistors M15 and M16 are connected to a ground potential terminal Vss through the nMOS transistor M19. A second sense enable signal SEN2 from the controller 18 is supplied to the gate of the nMOS transistor M19.

25 The gate of the nMOS transistor M15 is connected to the drain of the nMOS transistor M5. A read enable signal REN from the controller 18 is supplied to the

- 27 -

gate of the nMOS transistor M5.

The gate of the nMOS transistor M16 is connected to the reference voltage generation circuit 17A. The reference voltage generation circuit 17A applies a
5 reference voltage VREF to the sense amplifier 12A. Here, the reference voltage VREF is set to an intermediate value between respective cell voltages which cause the memory cell to store "0" and "1." This reference voltage VREF is generated by, for example, a
10 reference cell.

The drain of the nMOS transistor M5 is connected to the power supply voltage terminal VDD through the pMOS transistor (load transistor) M20. A load voltage Vload is applied to the gate of the pMOS transistor M20.

15 Hereinafter, a configuration of the constant current generation circuit 16 will be described.

The gate of the nMOS transistor M4 is connected to a constant current generation circuit 16. A configuration of the constant current generation
20 circuit 16 is the same as that of the constant current generation circuit as in FIG. 2.

Next, a description will be given of a read operation performed by the resistance change memory according to the third embodiment.

25 A timing chart of a read operation performed by the resistance change memory according to the third embodiment is the same as that of FIG. 3.

In the voltage sensing type of sense amplifier 12A, a read current is changed depending on data stored on the selected memory cell MC, so that a voltage at a connection node between the nMOS transistor M5 and the pMOS transistor M20 is changed. The voltage at the connection node, which is changed in this manner, namely, depending on the data of the selected memory cell MC, refers to a cell voltage VDATA.

In response, the reference voltage VREF applied by the reference voltage generation circuit 17A is compared with the cell voltage VDATA. As a result, a level of a latch circuit including pMOS transistors M11 and M13 and nMOS transistors M12 and M14 is retained at a "High" or "Low" level, in accordance with the comparison result. Finally, (data in) a "High" or "Low" level which is retained in the latch circuit is output from nodes S0 and S0b as output signals OUT and OUTb, respectively.

In the third embodiment, similar to the first embodiment, a read enable signal REN is generated by an address signal or an internal signal generated from the address signal, and the nMOS transistor M5 is turned on by this read enable signal REN. As a result, a global bit line GBL is charged in advance. Then, the memory cell MC is selected by a column selection signal CSL<n> and a word line WL<n>, and a read current is fed to the selected memory cell MC. In other words, the global

- 29 -

bit line GBL is precharged, before the memory cell MC is selected through the column selection signal CSL<n> and the word line WL<n> and then the read current is fed to the selected memory cell MC. Consequently, it is possible to shorten a read time by a time required for charging the global bit line GBL.

In the third embodiment, as described above, after the readout route including the global bit line GBL is precharged, the memory cell is selected by the column selection signal CSL<n>, and the read current is fed to the selected memory cell, so that the read operation is initiated. Accordingly, this embodiment enables a time of charging the bit line, which is basically regarded as an unnecessary time and affects the read time, to be removed from an actual read time. Consequently, it is possible to shorten the read time. The remaining configuration thereof is the same as that of the first embodiment as described above.

[Fourth Embodiment]

In a fourth embodiment, a resistance change memory is equipped with a voltage sensing type of sense amplifier, similar to the third embodiment. In the fourth embodiment, a description will be given of an example of precharging a global bit line through the switching of the clamp transistor M4.

FIG. 8 is a circuit diagram of a configuration of a memory cell array 11, a voltage sensing type of sense

- 30 -

amplifier 12A, a constant current generation circuit 16, and a reference voltage generation circuit 17A in the fourth embodiment.

5 The resistance change memory according to the fourth embodiment has a circuit equivalent to that of FIG. 7 from which the transfer transistor M5 disposed between the clamp transistor M4 and the load transistor M20 is removed, as illustrated in FIG. 8. The remaining configuration of the resistance change memory according to the fourth embodiment, namely, other
10 configurations of a memory cell array, a sense amplifier, and a constant current generation circuit are the same as those of the third embodiment as illustrated in FIGS. 1 and 7. Therefore, the
15 descriptions thereof will be omitted.

Next, a description will be given of a read operation performed by the resistance change memory according to the fourth embodiment.

A timing chart of a read operation performed by
20 the resistance change memory according to the fourth embodiment is the same as that of FIG. 6.

In the voltage sensing type of sense amplifier 12A, a read current is changed depending on data stored on the selected memory cell MC, so that a voltage at a
25 connection node between an nMOS transistor M4 and a pMOS transistor M20 is changed.

In response, a reference voltage VREF applied by

- 31 -

the reference voltage generation circuit 17A is compared with a cell voltage VDATA. As a result, a level of a latch circuit including pMOS transistors M11 and M13 and nMOS transistors M12 and M14 is retained at a "High" or "Low" level, in accordance with the comparison result. Finally, (data in) a "High" or "Low" level which is retained in the latch circuit is output from nodes SO and SOb as output signals OUT and OUTb, respectively.

10 In the fourth embodiment, similar to the second embodiment, the application of the clamp voltage Vclamp is initiated by an address signal or an internal signal generated from the address signal, and the nMOS transistor M4 is turned on by this clamp voltage Vclamp.

15 As a result, the global bit line GBL is charged in advance. Then, the memory cell MC is selected by a column selection signal CSL<n> and a word line WL<n>, and a read current is fed to the selected memory cell MC. In other words, the global bit line GBL is

20 precharged, before the memory cell MC is selected through the column selection signal CSL<n> and the word line WL<n> and then the read current is fed to the selected memory cell MC. Consequently, it is possible to shorten a read time by a time required for charging

25 the global bit line GBL.

In the fourth embodiment, as described above, after the readout route including the global bit line

- 32 -

GBL is precharged, the memory cell is selected by the column selection signal CSL<n>, and the read current is fed to the selected memory cell, so that the read operation is initiated. This embodiment enables a time of charging the bit line, which is basically regarded as an unnecessary time and affects the read time, to be removed from an actual read time. Consequently, it is possible to shorten the read time. The remaining configuration thereof is the same as that of the first embodiment as described above.

[Fifth Embodiment]

A fifth embodiment provides the same circuit configuration as that of the fourth embodiment as in FIG. 8. In this embodiment, a description will be given of an example of precharging a global bit line through the switching of a load transistor M20.

A configuration of a resistance change memory according to the fifth embodiment, namely, configurations of a memory cell array, a sense amplifier, and a constant current generation circuit are the same as those of the fourth embodiment as illustrated in FIGS. 1 and 8. Therefore, the descriptions thereof will be omitted.

Next, a description will be given of a read operation performed by the resistance change memory according to the fifth embodiment, with reference to FIG. 9.

- 33 -

FIG. 9 is a timing chart of a read operation performed by the resistance change memory.

5 A standby state, which is assumed before a read operation initiated, is the same as that as illustrated in FIG. 3.

In the above state, an external source inputs an active command and an address signal to a controller 18 of the resistance change memory. In response, the controller 18 generates a bank active signal for
10 activating a bank, based on the address signal, and activates a bank to be used, by using the bank active signal.

In this case, the address signal or the bank active signal triggers a "Low" level of the load
15 voltage V_{load} , thereby turning on the pMOS transistor M20. As a result, a current flows from a power supply voltage terminal VDD to a global bit line GBL through the pMOS transistor M20 and an nMOS transistor M4 so that a readout route including the global bit line GBL
20 is charged. It should be noted that the bank active signal is used in the above description, but another internal signal generated from the address signal may be used instead of the bank active signal.

In a memory cell array 11, in turn, a local bit
25 line $LBL\langle n \rangle$ and a local source line $LSL\langle n \rangle$ are selected through a column selection signal $CSL\langle n \rangle$. In addition, a word line $WL\langle n \rangle$ is driven, so that a memory cell MC

- 34 -

to be read is selected. Specifically, by setting the level of the column selection signal CSL<n> to "High," both nMOS transistors M1<n> and M2<n> are turned on. As a result, the local bit line LBL<n> is connected to the global bit line GBL, and the local source line LSL<n> is connected to the global source line GSL. Furthermore, by setting the level of the word line WL<n> to "High," a selection transistor ST is turned on. As a result, the memory cell MC to be read is selected.

10 In this case, an nMOS transistor M3 is in an on state through a signal SINK, during the read operation. Through the above processing, a read current is fed from a sense amplifier 12A to the selected memory cell MC.

15 In the voltage sensing type of sense amplifier 12A, the read current is changed depending on data stored on the selected memory cell MC, so that a voltage at a connection node between the nMOS transistor M4 and the pMOS transistor M20 is changed.

20 In response, a reference voltage VREF applied by the reference voltage generation circuit 17A is compared with a cell voltage VDATA. As a result, a level of a latch circuit including pMOS transistors M11 and M13 and nMOS transistors M12 and M14 is retained at

25 a "High" or "Low" level, in accordance with the comparison result. Finally, (data in) a "High" or "Low" level which is retained in the latch circuit is

- 35 -

output from nodes S0 and S0b as output signals OUT and OUTb, respectively.

In the fifth embodiment, the load voltage Vload is generated by an address signal or an internal signal generated from the address signal, and the pMOS transistor M20 is turned on by this load voltage Vload. As a result, the global bit line GBL is charged in advance. Then, the memory cell MC is selected by the column selection signal CSL<n> and the word line WL<n>, and the read current is fed to the selected memory cell MC. In other words, the global bit line GBL is precharged, before the memory cell MC is selected through the column selection signal CSL<n> and the word line WL<n> and then the read current is fed to the selected memory cell MC. Consequently, it is possible to shorten a read time by a time required for charging the global bit line GBL.

In the fifth embodiment, as described above, after the readout route including the global bit line GBL is precharged, the memory cell is selected by the column selection signal CSL<n>, and the read current is fed to the selected memory cell, so that the read operation is initiated. Accordingly, this embodiment enables a time of charging the bit line, which is basically regarded as an unnecessary time and affects the read time, to be removed from an actual read time. Consequently, it is possible to shorten the read time. The remaining

- 36 -

configuration thereof is the same as that of the first embodiment as described above.

[Effect]

5 The above embodiments are applicable to semiconductor memories into which data is written with a current, including MRAMs having magnetoresistive effect elements, ReRAMs having variable resistive elements, and PRAMs having phase change elements.

10 For example, an MRAM includes a magnetic resistive element called a magnetic tunnel junction (MTJ) element, as a memory element. Such an MTJ element includes a fixed layer (or a reference layer), a recording layer (or a free layer), and an insulating layer that is sandwiched therebetween. In the fixed layer, a
15 magnetization direction is fixed by an antiferromagnetic layer, and in the recording layer, a magnetization direction can be inverted freely. The MTJ element utilizes the change in the resistance in the recording layer in the magnetization direction,
20 relative to the resistance of the fixed layer, which is called a magnetoresistive effect. Thus, the MTJ element differentiates between data "1" and data "0" by utilizing a relative difference between respective resistances in the magnetization direction.

25 A mechanism for writing data into an MRAM, such as a spin injection type of MRAM, operates as follows. When data "1" is written into the MRAM, a current is

- 37 -

fed thereto in a direction from the fixed layer to the recording layer of the MTJ element. Meanwhile, when data "0" is written into the MRAM, a current is fed thereto in a direction from the recording layer to the
5 fixed layer of the MTJ element.

In the embodiments, as described above, the readout route (mainly, the global bit line) is precharged by the address signal or the internal signal generated from the address signal, before the column
10 selection signal or the word line is activated. This is followed by initiation of the read operation. Accordingly, these embodiments enable a time of charging the readout route, which is basically regarded as an unnecessary time and affects the read time, to be
15 removed from an actual read time. Consequently, it is possible to shorten the read time during which the memory cell array is activated and data is read therefrom.

Furthermore, in accordance with the address signal
20 or the internal signal generated from the address signal, the signal for initiating the charging of the readout route is generated. In other words, the address signal or the internal signal generated from the address signal triggers the charging of the readout
25 route. Accordingly, it is possible to set the timing of initiating the charging of the readout route efficiently.

- 38 -

Furthermore, in the above embodiments, the bit lines are precharged with the current supplied from the sense amplifier, as described above. Therefore, these embodiments eliminate the need for installing an extra precharging circuit, and also avoid the increase in the area.

The overall configuration of the resistance change memory according to each embodiment, namely, the configurations of the memory cell array, memory cells, sense amplifier, drivers/sinkers, constant current generation circuit, reference current generation circuit, and the like are not limited to those of the above examples. For example, the structure disclosed by US 7,649,792 or US 2012/0286339 may be employed.

The contents of these specifications are entirely incorporated herein by reference.

While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit

of the inventions.

- 40 -

C L A I M S

1. A resistance change memory comprising:
 - a first memory cell including a resistance change element;
 - 5 a word line connected to the first memory cell, the word line being driven based on an address signal;
 - a first bit line connected to the first memory cell and intersecting the word line, the first bit line being selected based on the address signal;
 - 10 a first inverter including a first input terminal, a first output terminal, and first and second voltage terminals;
 - a second inverter including a second input terminal, a second output terminal, and third and
 - 15 fourth voltage terminals, the second input terminal being connected to the first output terminal, the second output terminal being connected to the first input terminal;
 - a first MOS transistor connected to the first
 - 20 output terminal;
 - a second MOS transistor connected to the second output terminal;
 - a third MOS transistor connected to the first voltage terminal;
 - 25 a fourth MOS transistor connected to the third voltage terminal;
 - a fifth MOS transistor having a current path, one

- 41 -

end of which is connected to the first voltage terminal,
the fifth MOS transistor having a gate supplied with a
first signal;

5 a second bit line connected to another end of the
current path; and

a sixth MOS transistor connected between the
second bit line and the first bit line, the sixth MOS
transistor having a gate supplied with a second signal,

10 wherein before the sixth MOS transistor is turned
on by the second signal, the fifth MOS transistor is
turned on by the first signal.

2. The resistance change memory according to
claim 1,

15 wherein the first voltage terminal supplies a
current to the second bit line, thereby charging the
second bit line.

3. The resistance change memory according to
claim 1,

20 wherein the first signal includes a read enable
signal that permits a read operation, and the second
signal includes a column selection signal that selects
the first bit line.

4. The resistance change memory according to
claim 1,

25 wherein the fifth MOS transistor includes a
transistor that limits a read current flowing through
the first memory cell, and the sixth MOS transistor

- 42 -

includes a column selection transistor that selects the first bit line.

5. The resistance change memory according to claim 1,

5 wherein the fifth MOS transistor is turned on through generation of the first signal by using one of the address signal and a signal generated from the address signal.

6. The resistance change memory according to claim 1, further comprising a seventh MOS transistor connected between the second bit line and the other end of the current path of the fifth MOS transistor, a constant voltage being applied to a gate of the seventh MOS transistor.

15 7. The resistance change memory according to claim 1, further comprising a circuit that feeds a reference current to the second output terminal,

wherein data stored on the first memory cell is retained in the first and second inverters, based on a difference between the reference current and a read current flowing through the first output terminal during a read operation.

8. The resistance change memory according to claim 1, further comprising a memory cell array that includes a plurality of memory cells arranged in a matrix form, each of the memory cells having a resistance change element, the memory cells in the

- 43 -

memory cell array including the first memory cell.

9. The resistance change memory according to claim 1,

5 wherein the resistance change element includes a magnetic tunnel junction (MTJ) element the resistance of which is changed through at least one of supply of a current thereto and application of a voltage thereto.

10. A resistance change memory comprising:

10 a first memory cell including a resistance change element;

a word line connected to the first memory cell, the word line being driven based on an address signal;

15 a first bit line connected to the first memory cell and intersecting the word line, the first bit line being selected based on the address signal;

a first inverter having a first input terminal, a first output terminal, and first and second voltage terminals;

20 a second inverter having a second input terminal, a second output terminal, and third and fourth voltage terminals, the second input terminal being connected to the first output terminal, the second output terminal being connected to the first input terminal;

25 a first MOS transistor connected to the first output terminal;

a second MOS transistor connected to the second output terminal;

- 44 -

a third MOS transistor connected to the first voltage terminal;

a fourth MOS transistor connected to the third voltage terminal;

5 a fifth MOS transistor having a current path, one end of which is connected to a gate of the third MOS transistor, the fifth MOS transistor having a gate supplied with a first signal;

10 a second bit line connected to another end of the current path of the fifth MOS transistor; and

a sixth MOS transistor connected between the second bit line and the first bit line, the sixth MOS transistor having a gate supplied with a second signal,

15 wherein before the sixth MOS transistor is turned on by the second signal, the fifth MOS transistor is turned on by the first signal.

11. The resistance change memory according to claim 10,

20 wherein a current is supplied from the one end of the current path of the fifth MOS transistor to the second bit line, thereby charging the second bit line.

12. The resistance change memory according to claim 10,

25 wherein the first signal includes a read enable signal that permits a read operation, and the second signal includes a column selection signal that selects the first bit line.

- 45 -

13. The resistance change memory according to claim 10,

wherein the fifth MOS transistor includes a transistor that limits a read current flowing through the first memory cell, and the sixth MOS transistor includes a column selection transistor that selects the first bit line.

14. The resistance change memory according to claim 10,

wherein the fifth MOS transistor is turned on through generation of the first signal by using one of the address signal and a signal generated from the address signal.

15. The resistance change memory according to claim 10, further comprising a seventh MOS transistor connected to the one end of the current path of the fifth MOS transistor,

wherein before the sixth MOS transistor is turned on, the seventh MOS transistor is turned on.

16. The resistance change memory according to claim 10, further comprising a seventh MOS transistor connected between the second bit line and the other end of the current path of the fifth MOS transistor, a constant voltage being applied to a gate of the seventh MOS transistor.

17. The resistance change memory according to claim 10, further comprising a circuit that applies a

- 46 -

reference voltage to a gate of the fourth MOS transistor,

wherein data stored on the first memory cell is retained in the first and second inverters, based on a difference between respective currents flowing through the first output terminal and the second output terminal during a read operation.

18. The resistance change memory according to claim 10, further comprising a memory cell array that includes a plurality of memory cells arranged in a matrix form, each of the memory cells having a resistance change element, the memory cells in the memory cell array including the first memory cell.

19. A resistance change memory comprising:
a memory cell disposed at a location where a local bit line and a word line intersect each other, the memory cell having a resistance change element, the memory cell being connected to both the local bit line and the word line;

a sense amplifier that reads data stored on the memory cell by supplying a read current to the memory cell; and

a global bit line connected between the local bit line and the sense amplifier, the global bit line feeding the read current supplied by the sense amplifier to the local bit line,

wherein the sense amplifier charges the global bit

- 47 -

line, before the local bit line and the global bit line are connected to each other.

20. The resistance change memory according to claim 19,

5 wherein the sense amplifier initiates the charging of the global bit line, in response to one of an active command, an address signal that designates the local bit line and the word line or a region containing the local bit line and the word line, and a signal
10 generated from the address signal.




FIG. 1

2/9




FIG. 2




FIG. 3

4/9




FIG. 4




FIG. 5.




FIG. 6

7/9





FIG. 7



864




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2014/057026

A. CLASSIFICATION OF SUBJECT MATTER		
Int.Cl. G11C11/15 (2006.01) i, G11C13/00 (2006.01) i		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
Int.Cl. G11C11/15, G11C11/16, G11C13/00		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Published examined utility model applications of Japan 1922-1996 Published unexamined utility model applications of Japan 1971-2014 Registered utility model specifications of Japan 1996-2014 Published registered utility model applications of Japan 1994-2014		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2003/0031046 A1 (MITSUBISHI DENKI KABUSHIKI KAISHA) 2003.02.13, Par. [0006]-[0014], [0065]-[0097], [0101]-[0107] , [0110]-[0123], Fig. 1, 2, 4, 6, 14, 15 & JP 2003-59257 A & KR 10-2003-0014567 A & CN 1402253 A	1-20
Y	US 2005/0030814 A1 (SAMSUNG ELECTRONICS CO., LTD.) 2005.02.10, Par. [0011]-[0014], [0035]-[0046], Fig. 5-9 & JP 2005-93044 A & KR 10-2005-0029013 A	1-20
☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
08.04.2014		22.04.2014
Name and mailing address of the ISA/JP		Authorized officer
Japan Patent Office		Akira GOTO
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan		5U 4226
		Telephone No. +81-3-3581-1101 Ext. 3565

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2014/057026

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2008/0112216 A1 (Yoshihiro UEDA) 2008.05.15, Par.[0045]-[0068], Fig.2-4 & JP 2008-123584 A	6, 9, 15, 16
A	US 2009/0323396 A1 (KABUSHIKI KAISHA TOSHIBA) 2009.12.31, Par.[0093]-[0121], Fig.1, 5-8 & JP 2010-9659 A	1-20