



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ :
G06F 13/16

A1

(11) International Publication Number: WO 95/05635

(43) International Publication Date: 23 February 1995 (23.02.95)

(21) International Application Number: PCT/US94/09364

(22) International Filing Date: 17 August 1994 (17.08.94)

(30) Priority Data:
08/109,805 19 August 1993 (19.08.93) US

(71) Applicant: MULTIMEDIA COMMUNICATIONS, INC.
[US/US]; Suite 150, 710 Lakeway, Sunnyvale, CA 94086 (US).

(72) Inventor: JOFFE, Alexander; Apartment 104, 4260 Terman Drive, Palo Alto, CA 94306 (US).

(74) Agent: DURANT, Stephen, C.; Wilson, Sonsini, Goodrich & Rosati, 650 Page Mill Road, Palo Alto, CA 94304-1050 (US).

(81) Designated States: AU, CA, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).


Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: MULTIPLE-PORT SHARED MEMORY INTERFACE AND ASSOCIATED METHOD

18

**(57) Abstract**

A multi-port shared memory system is provided which includes multiple ports for transferring data; a plurality of memory access buffers; and an interconnection matrix circuit for distributing subsets of data between the ports and the buffers.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

MULTIPLE-PORT SHARED MEMORY INTERFACE
AND ASSOCIATED METHOD

5

BACKGROUND OF THE INVENTION

1. Field of Invention

The invention relates generally to memory interface systems, and more specifically to a method and apparatus for providing and arbitrating access to a shared memory by multiple devices, for applications such as multiprocessor systems and communications switching.

2. Description of the Related Art

Shared memories are used to facilitate data passing between multiple processes. A typical shared memory implementation involves the use of multiple ports. Each port may provide shared memory access to a different external device. The different devices, in turn, may be involved with the control or execution of different processes that pass the data.

In order to provide each port with access to the shared memory which is not significantly impacted by shared memory accesses by other ports, the path to the shared memory typically is designed with a bandwidth close to the sum of the bandwidths of the individual ports. This ensures that the data carrying capacity of the path is sufficiently large so that no port suffers a significant delay in accessing the shared memory even though multiple ports may seek access to the shared memory. Generally, this is achieved in one of two ways, or some combination thereof. First, the shared memory access time may be designed to be much faster than the data transfer times for the individual ports. Second, the path width to the shared memory may be designed to be

-2-

much greater than the path widths of the individual ports.

5 The first approach is to assign a time slot to each port during which data can be read from or written to the shared memory. For each port, the assigned time slot is shorter than the actual time required to transfer data through the port. Thus, the data is buffered temporarily during its transfer between a port and the shared memory.

10 Ordinarily, the length of the port time slot is inversely proportional to the number of devices sharing access to the shared memory. A device using a particular port can gain access to the memory only during the assigned time slot for that port. Data is buffered between time slots.

15 There have been shortcomings with this approach. For example, it often requires the memory access time to be significantly less than the port data transfer time. However, it is often impractical to have such a mismatch between data transfer rates for the ports and the shared

20 memory.

 The second approach also involves assigning a time slot to each port. For example, writes to the shared memory involve temporarily buffering multiple data words

25 received at a respective port, and then providing them to the memory on a wide memory path all in one memory access cycle during the time slot designated for the port. Conversely, reads from the shared memory involve providing multiple words on the wide path all in one

30 memory access cycle during a time slot designated for a respective port; temporarily buffering the words read from memory; and then transferring the words through the port. This second approach is particularly well suited to burst-mode systems in which data words are

35 communicated in multi-word bursts through respective ports. A complete burst may be temporarily stored in a memory access buffer, and then may be written or read

-3-

during a single memory access cycle through such a wide bandwidth path to the shared memory. By providing a path with an appropriately large bandwidth, each port may be made to appear to have exclusive access to the shared
5 memory, unimpeded by data transfers through other ports.

The illustrative block diagram of Figure 1 depicts an earlier implementation of a multi-port memory system in which k ports, each having word width m , equally share
10 a common memory. Each burst includes k words. K memory access buffers each can store k m -bit words. Each buffer is connected to the shared memory by a $k \times m$ line wide path. The shared memory is $k \times m$ bits wide.

15 The illustrative drawings of Figure 2 show a data format used in a typical multiport memory system such as that in Figure 1. During a transfer of data into the shared memory, a k word burst of m -bit words passes through a port. The entire burst is briefly stored in a
20 single memory access buffer. Then, during a prescribed time slot, all k -words of the burst are simultaneously transferred from the buffer and written to the shared memory on the $k \times m$ path. During a transfer of data out of the shared memory, k words are read from the shared
25 memory during another prescribed time slot and are transferred to a single memory access buffer. Then the buffered data is transferred through the port associated with that buffer.

30 The port which originally inputted the burst may be different from the port that outputs the burst. The shared memory temporarily stores the burst so that it can be routed from the input port to the output port. Thus, the system of Figure 1 can be used to pass data between
35 ports.

-4-

More specifically, for example, in a memory write operation, k m -bit words received through a respective port are buffered by a memory access buffer assigned to that port. Subsequently, during a time slot reserved for that memory access buffer, all of the k m -bit words stored in the assigned buffer are simultaneously written to the shared memory on the shared $k \times m$ -bit wide path. In a like manner, each of the other buffers can store m -bit words on behalf of their own associated ports. The entire contents (all k words) of each individual buffer can be written to the shared memory during the individual time slot reserved for that buffer. A memory read operation is analogous, with the steps of the write operation reversed.

15

A disadvantage of this prior implementation is the large number of interconnection pins between a buffer and the bus in a large multi-port system. Figure 3 is a block diagram depicting another conventional multi-port shared memory system. The data format used involves 16 word bursts of 72 bits per word (64-bit data plus 8-bit parity). The shared memory bus has a width of 1152 lines (16 words $\times$ 72 bits/word). The bus is connected to each of 16 memory access buffers. Each buffer would need more than 1224 data pins, 1152 to connect to the bus and 72 to connect to the port. Unfortunately, the 1152 data pins connected to the bus would each require high drive capability to operate on a bus connected to all 16 buffers and to the shared memory. Figure 3 shows an illustrative bus capacitance that must be overcome by the buffer pins.

Thus, there has been a need for an improved architecture for providing multiple port access to a shared memory. The architecture should require fewer pins for memory access buffers and should not require

35

-5-

high drive capability for buffer pins. The present invention meets those needs.

SUMMARY OF THE INVENTION

5 A novel multi-port memory system is provided. The memory system includes a random access memory. Multiple buffers are provided for temporarily storing data during transfer of the data between respective ports and the random access memory. A data path interconnects the
10 random access memory and the multiple buffers. An interconnect circuit conducts different prescribed subsets of data between the ports and different prescribed buffers.

15 In another aspect, a method is provided for the transfer of port bursts between a random access memory and multiple data ports. A port burst is a multi-word burst of data transferred through a single port. Data words in respective port bursts are partitioned into
20 multiple subsets. Each data word subset is associated with a temporary storage buffer. Data word subsets are conducted between respective ports and their respective associated buffers where they are temporarily stored. An entire port burst can be transferred between the multiple
25 buffers and the random access memory in a single memory access cycle.

 The present invention reduces the number of pin connections required to transfer a multi-word burst of
30 data between a port and a shared memory. Further, a present embodiment of the invention reduces the output drive requirements of memory access buffers.

 These and other purposes and advantages of the
35 present invention will become more apparent to those skilled in the art from the following detailed

description in conjunction with the appended drawings in which:

BRIEF DESCRIPTION OF THE DRAWINGS

5 Figure 1 is a block diagram of an earlier multi-port shared memory system;

 Figure 2 is a data format which can be used in the earlier system of Figure 1;

10 Figure 3 is a block diagram of another earlier multi-port shared memory system;

 Figure 4 is a generalized block diagram of a first multi-port shared memory system in accordance with the present invention;

15 Figure 5 shows a data format and data flow used in the embodiment of Figure 4;

 Figure 6 is a more detailed block diagram of memory access buffers and control logic of the embodiment of Figure 4;

20 Figure 7 is a block diagram of a representative dual register pair of the memory access buffers of Figure 6;

 Figure 8 is a timing diagram which explains the operation of the control logic and memory access buffers of Figure 6;

25 Figure 9 is a timing diagram which explains the operation of the dual register pairs of Figure 7; and

 Figure 10 is a block diagram of an Asynchronous Transfer Mode switch in accordance with the present invention.

30 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

 The present invention comprises a novel method and apparatus for implementing a multi-port shared memory system. The following description is presented to enable any person skilled in the art to make and use the invention. Descriptions of specific applications are provided only as examples. Various modifications to the preferred embodiment will be readily apparent to those

35

-7-

skilled in the art, and the generic principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the invention. Thus, the present invention is not
5 intended to be limited to the embodiment shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.

Referring now to Figure 4, there is shown a block
10 diagram of a first multi-port shared memory system 18 in accordance with the present invention. The first system 18 includes a set of k ports 20 each inputting/outputting m-bit data words in n-word bursts, an interconnection matrix circuit 22, a set of m memory access buffers 24,
15 and a shared memory 26. A port serves as a two-way digital path on which digital information can be transferred to or from external circuitry such as a data bus. Port structures are well known to those skilled in the art and need not be described herein. Specific
20 regions within the shared memory 26, indicated by dashed lines, are reserved for subsets of the data temporarily stored in the buffers 24.

During memory write operations, the ports 20
25 transfer binary data from individual external devices (not shown) connected thereto. These ports 20 provide the received binary data to the interconnection matrix 22, which distributes the data transferred through the ports among the memory access buffers 24. In the present
30 embodiment, the distribution is accomplished such that each memory access buffer 24 receives a subset of the data transferred by each of the ports. In the present embodiment, each buffer 24 can transfer in parallel to memory 26 all of the data received by the buffer from an
35 individual port. Moreover, all of the parallel transfers of data received from such an individual port can occur during a single memory access cycle.

-8-

The memory read operation is analogous with the steps of the write operation, but reversed. That is, the bits for n m -bit words are transferred from the shared memory and are distributed among the memory access
5 buffers 24. The interconnection matrix 22 then provides the distributed bits to a single port 20 through which a burst comprising n m -bit words is transferred to an external device (not shown).

10 Referring now to Figure 5, a diagram is shown which illustrates details of the interconnection matrix circuit 22, the data format and data flow presently used in the first system 18. Each memory access buffer 24 is
15 dedicated to storing a specific bit position for every data word transferred through any of the ports. Data words may contain data and parity information. In a presently preferred embodiment, the total number of memory access buffers is equal to the total number of
20 bits per word (m), thus allowing each buffer to be responsible for a single bit position in every word. For example, memory access buffer 24-1 stores bit 1 (B_1) of each word transferred through any of the ports 20-1 to 20- k ; memory access buffer 24-2 stores bit 2 (B_2) of each word transferred through any of ports 20-1 to 20- k ; etc.

25 Referring again to Figure 4, each memory access buffer 24-1 through 24- k is connected to the shared memory 26 by a set of n data lines 28-1 through 28- k . Thus, the m -subsets of different order bits can be
30 simultaneously transferred between the memory 26 and the buffers 24. In the present embodiment, there are n -bits for each of the m -subsets; that is, one bit for each of the n words in an n -word burst. Specifically, if there are n -words per burst, and there are m -bits per word then
35 there are n -bits per burst of order B_1 , n -bits per burst of order B_2 , ..., and n -bits per burst of order B_m . All n -bits of a prescribed order can be simultaneously

-9-

provided to the memory 26 on the n lines connected to a buffer assigned to store the bits of that order. For example, all n of the B1 bits are provided on the n lines connected to buffer 24-1. This means that the buffers
5 can transfer n words at a time to or from an addressed location of memory. As explained below, all of these transferred words would have originated at or been targeted to the same external device.

10 Each port 20 transfers data in a prescribed format between the interconnect matrix 22 and external circuitry (not shown). In this document, a "port burst" shall mean a data burst transferred through a single port in either direction to or from the external circuitry. In a
15 present embodiment as shown in Figure 5, m-bit data words may be presented by a port to the interconnect matrix 22 for transfer to the buffers 24. Conversely, m-bit data words may be presented to such a port by the interconnect matrix 22 for transfer to the external circuitry. The
20 data word format involves data words with bits B1 through Bm presented in a prescribed order. The interconnect matrix distributes the bits as described above.

The interconnect matrix circuit 22, for example, can
25 be implemented using a printed circuit board (PCB), wire wrap or soldered wires. In the currently preferred embodiment, the interconnect matrix provides the connections between ports and buffers. As explained below, for example, each B1 in each word transferred
30 through port 20-1 is connected by the matrix 22 to a storage element of buffer 24-1 associated with port 20-1; each B1 in each word transferred through port 20-2 is connected by the matrix 22 to a storage element of buffer 24-1 associated with port 20-2; ... each B1 in each word
35 transferred through port 20-k is connected by the matrix 22 to a storage element of buffer 24-1 associated with port 20-k.

-10-

The memory access buffers can be implemented using either standard or custom logic. The drawings of Figures 6-9 illustrate and explain the operation of the memory access buffers 24 and a representative dual register pair 34 of one of the memory access buffers 24. The illustrative block diagram of Figure 6 shows the memory access buffers 24, control logic 29, serial input/output lines 30 connecting the buffers 24 to an interconnect matrix (not shown) and a n-bit parallel input/output bus 32. The control logic 29 controls serial I/O on lines 30 and parallel I/O on bus 32. The operation of the control logic will be explained with reference to the timing diagram of Figure 8.

Referring to Figure 7, there is shown a representative dual n-bit register pair 34. In a present embodiment of the invention, each memory access buffer 24 includes k dual register pairs like the one shown in Figure 7 for a total of 2k registers per buffer 24. Each register pair in each buffer is associated with one of the ports. Each register pair is dedicated to storing all bits in a prescribed location (order) in every data word transferred to or from the port associated with that register pair. That is, each respective dual register pair of a respective buffer stores and transfers all of the same order bits from each data word transferred through a respective port.

For example, referring to Figure 5, in buffer 24-1, dual register pair R_{i1} receives and stores the first (in order) bit B1 of each data word transferred through port P_i (not shown). In buffer 24-2, dual register pair R_{i2} receives and stores the second (in order) bit B2 of each word transferred through port P_i . In buffer 24-m, dual register pair R_{im} receives and stores the m_{th} (in order) bit B_m of each word transferred through port P_i . Thus, for example, all B1s transferred through port P_i represent

-11-

a subset of the data transferred through that port. Similarly, all B₂s represent another subset as do all B_ms, for example.

5 The dual register pair 34 includes a shift-in register 36 and a shift-out register 38. The shift-in register 36 first stores and then asserts in parallel n bits of data onto the memory bus 32 to be written into the shared memory 26. The shift-out register reads in
10 parallel and stores n bits of data from the memory bus 32 which have been read "out" of the shared memory 26.

 The data stored in the shift-in register 36 is serially shifted from the interconnect matrix 22 into the
15 shift-in register 36; and from there, it is asserted in parallel onto the bus 32 to be written into the memory 26 as described above. Conversely, the data stored in the shift-out register 38 is read in parallel from the bus 32 into the shift-out register after it has been read from
20 the memory 26; and from there, it is serially shifted from the shift-out register to the interconnect matrix 22. Output enable buffer 40 controls the serial transfer of data from the shift-out register 38 to the interconnect matrix 22.

25 Referring to Figure 8, there is shown a timing diagram for the memory access buffers of Figures 4-6. The timing diagram of Figure 8 depicts the timing for a thirty-two port system ($k=32$), with each port having a
30 burst size thirty-two of words ($n=32$). Thus, $n=k$. In a present embodiment, memory access alternates between 32 memory read cycles followed by 32 memory write cycles.

 Focusing first on the timing of memory writes,
35 during the Memory Data Write period (clock ticks 33-64), a different thirty-two word burst of data can be written to the common memory 26 for each port 20. Each port has

-12-

a clock cycle during which data transferred through that port can be written to memory 26. Consecutive ports' data are written on consecutive clock cycles, which are the respective write "time slots" for the respective ports. In order to prepare for the write time slot allocated to it, each port can begin transferring data to the memory access buffers thirty-two clock cycles before its time slot, so that there is sufficient time to transfer all thirty-two words of a burst received by a port to the buffer assigned to the port before the arrival of the port's time slot. Thus, during the thirty-two clock cycles preceding the "w1.C" on the Memory Data timing line, there are thirty-two transfers from port 20-1, via the interconnect matrix 22, to the memory access buffer 24-1, depicted as "w1.1," "w1.2" ... "w1.32" on the port 20-1 Data line. Since each port has a different time slot, the transfers from the ports are appropriately staggered so that each port's burst is ready to transfer to the shared memory just prior to the port's time slot.

More specifically, for example, during each Port 20-1 Data Write Cycle shown in Figure 8 all of the bits in a first word transferred through Port 20-1 are distributed by the interconnect matrix 22 among the assigned, dual port register pairs of the memory access buffers 24. For example, assuming that there are thirty-two words per burst and m bits per word, then during the first Port 20-1 Data Write Cycle, (w1.1) bit 1 (B1) of word 1 (W1) transferred through Port 20-1 is serially written to a prescribed register pair in buffer 24-1; B2 of W1 is serially written to a prescribed register pair in buffer 24-2; B3 of W1 is serially written to a register pair in buffer 24-3; etc. Bm of W1 is serially written to a register pair in buffer 24-m.

-13-

Similarly, for example, during the 32nd Port 20-1 Data Write Cycle (w1.32), B1 of W32 transferred through port 20-1 is serially written to the same register pair of port 24-1 as was B1 of W1 transferred through port
5 20-1. Likewise, for example, during the third Port 20-1 Data Write Cycle (w1.3), B6 of W3 transferred through port 20-1 is serially written to the same register pair in memory access buffer 24-6 (not shown) as was B6 of W1 transferred through port 20-1.

10

Thus, during each of the thirty-two Data Write Cycles for port 20-1 (w1.1 through w1.32), data is serially shifted into designated shift-in registers in the respective memory access buffers 24-1 through 24-m.
15 During Memory Data Cycle w1.C, all of the data that has been serially shifted into the shift-in registers of port 20-1 during the thirty-two prior serial shift-in cycles (w1.1 through w1.32) are asserted in parallel onto the bus 32 so they can be written into the shared memory 26.

20

Similarly, during the Memory Read period (clock ticks 1-32), thirty-two words of data can be read from the shared memory for each port. For example, during a single one clock memory access cycle at r1.C, thirty-two
25 words can be read from memory 26; these words can be transferred to an external device through port 20-1. Thus, r1.C is the read "time slot" for port 20-1. Likewise, for example, r31.C represents the read time slot for port 20-31.

30

Specifically, for example, at time slot r1.C a shift-out register in buffer 24-1 receives in parallel all B1s of the thirty-two words read in parallel from the memory 26. Similarly, for example, at time slot r1.C a
35 shift-out register in buffer 24-18 (not shown) receives in parallel all B18s of the thirty-two words read in parallel from the memory 26.

-14-

During the thirty-two port 20-1 Data Read Cycles (r1.1 through r1.32) the words read from the memory 26 during Memory Data Read Cycle (r1.C) are serially transferred, via the interconnect matrix 22, to port 20-1. For example, during Data Read Cycle (r1.1), all of the bits for the first word (W1) to be transferred out through port 20-1 are simultaneously serially shifted from m different shift-out registers in m different buffers 24, via the matrix 22, to provide W1 to port 20-1. Likewise, for example, during Data Read Cycle (r1.31), all of the bits for the thirty-first word (W31) to be transferred out through port 20-1 are simultaneously serially shifted from m different shift-out registers in m different buffers 24, via the matrix 22, to provide W31 to port 20-1.

Thus, when data received at a prescribed port is to be written into memory 26, the interconnect matrix distributes the data word bits among multiple buffers so that each buffer only stores a subset of each word to be stored. In the preferred embodiment each buffer stores only bits of a prescribed order. Thus, each buffer need only provide to the bus 32 a subset of all of the data to be simultaneously transferred to memory.

25

Conversely, when data read from memory is to be output to a prescribed port, the interconnect matrix recombines the bits distributed among multiple buffers so that they are outputted as a series (or burst) of complete words. The entire data to be transferred out through a port is outputted in parallel from the memory and is inputted to the buffers. However, each buffer only receives a subset of that entire data. The interconnect matrix 22 recombines the subsets into a burst of data words.

35

-15-

The illustrative timing diagram of Figure 9, shows the operation of the dual register pair of Figure 7. During the P.WRITE pulse, data that has been read from the shared memory 26 during an (rX.c) Memory Data Cycle is written in parallel into the shift-out register 38. During each SHIFT-OUT pulse, a single bit is shifted-out from the shift-out register to the interconnect matrix 22 for transfer to a respective port. For example, for buffer 24-1, each SHIFT-OUT pulse corresponds to an r1.X pulse in Figure 8. During each SHIFT-IN pulse, a single bit of data is shifted in to the shift-in register. For example, for buffer 24-1, each SHIFT-IN pulse corresponds to an w1.X pulse in Figure 8. During the P.READ pulse, all of the data that has been shifted in to the shift-in register can be read in parallel to be written to the shared memory 26 during a w1.C cycle.

In the present embodiment, the shared memory 26 can be a standard random access memory (RAM) configuration with a memory width of $(n \times m)$. Thus, the memory is able to transfer $(n \times m)$ bits of data to or from the memory access buffers 24 simultaneously, and is able to store all $(n \times m)$ bits in a single addressed location of memory, as depicted in Figure 5. In the present embodiment, rather than store each word from a port as contiguous bits, the words are "interleaved," so that all the first order = order bits (B1s) are stored contiguously, followed by all of the second order bits (B2s), and so forth. In this configuration, all of the bits representing the n words from or to a specific port can be readily stored as a line of the shared memory 26.

In the present embodiment, time slots are preassigned. However, time slots could be arbitrated based on priorities. Moreover, since in the current embodiment each of the k ports 20 requires a single clock cycle time slot to communicate with the shared memory 26,

-16-

and each port requires n clock cycles prior to that time slot to transfer an entire n -word data burst to or from the memory access buffers 24, it is efficient to set the number of words per burst (n) equal to the number of ports (k), thereby providing a smooth, cyclical process for transferring data without bottlenecks or idle times. The relationship between the number of ports and words per burst can change, however, without departing from the invention.

10

Figures 10 is a block diagram of 32-port Asynchronous Transfer Mode (ATM) switch in accordance with the present invention. ATM is a payload multiplexing technique for information transfer using fixed-size packets, called cells. In a current implementation, an ATM cell is 53-bytes long and consists of a 5-byte header which carries the routing information, followed by a 48-byte information field (payload). The payload of each ATM cell entering the switch is placed in a specific location in the shared memory. As the ATM cell payload is 48-bytes wide (8 bits per byte), shared memory is made 384-bits wide ($48 \times 8 = 384$). This implementation was selected to have a 32-bit bus from the memory access buffers to the memory with each port word 12-bits wide, and with port bursts of thirty-two words. Note that 384 is also equal to (12×32) ; that is, a cell is transferred in a 32-word burst of 12-bit words.

The ATM switch routes each received cell on a port to a destination port according to routing information that is included in each such cell. More particularly, a cell is transferred from a port and stored in shared memory. Then it is retrieved from the shared memory and is transferred to a destination port indicated in the cell. In this manner, data can be switched between ports. The operation of the control memory and the switch controller will be understood by those skilled in

-17-

the art, form no part of the invention and need not be described herein.

5 While particular embodiments of the invention have
been described in detail herein, it will be appreciated
that various modifications can be made to the preferred
embodiment without departing from the scope of the
invention. Thus, the foregoing description is not
intended to limit the invention which is defined in the
10 appended claims.

-18-

WHAT IS CLAIMED IS:

- 1
2 1. For use in a multi-port memory system which
3 includes random access memory (RAM) and multiple data
4 ports, a memory interface comprising:
5 multiple buffers, each including multiple
6 storage elements for simultaneous storage of multiple
7 respective data burst subsets in transit between
8 different respective data ports and said RAM, and further
9 including parallel data path circuitry connectable
10 between individual storage elements and said RAM; and
11 an interconnect circuit which includes a
12 multiplicity of data lines which interconnect each
13 respective data port with multiple respective buffers
14 such that different respective subsets of any given data
15 burst in transit between a respective data port and said
16 RAM are conducted to or from different respective buffers
17 via different respective data lines.
18
- 19 2. The system of claim 1 wherein respective
20 storage elements include serial transfer circuitry which
21 serially transfers data burst subsets to and from said
22 interconnect circuit.
23
- 24 3. The system of claim 1 wherein respective
25 storage elements include respective shift-in register
26 circuitry for serially shifting in respective data burst
27 subsets from said interconnect circuit and include
28 respective shift-out register circuitry for serially
29 shifting out respective data burst subsets to said
30 interconnect circuit.
31
- 32 4. The system of claim 1 wherein respective
33 storage elements include respective serial shift-
34 in/parallel shift-out register circuitry for serially
35 shifting in respective data burst subsets from said

-19-

1 interconnect circuit and for parallel shift out of such
2 data burst subsets to said RAM; and
3 wherein respective storage elements further
4 include respective parallel shift-in/serial shift-out
5 register circuitry for parallel shift in of respective
6 data burst subsets from said RAM and for serially
7 shifting out such data burst subsets to said interconnect
8 circuit.

9
10 5. The system of claim 1,
11 wherein respective storage elements include
12 respective serial shift-in/parallel shift-out register
13 circuitry for serially shifting in respective data burst
14 subsets from said interconnect circuit and for parallel
15 shift out of such data burst subsets to said RAM;

16 wherein respective storage elements further
17 include respective parallel shift-in/serial shift-out
18 register circuitry for parallel shift in of respective
19 data burst subsets from said RAM and for serially
20 shifting out such data burst subsets to said interconnect
21 circuit;

22 wherein respective parallel data path circuitry
23 intermittently connects respective serial shift-
24 in/parallel shift-out register circuitry with said RAM;
25 and

26 wherein respective parallel data path circuitry
27 intermittently connects respective parallel shift-
28 in/serial shift-out register circuitry with said RAM.

29
30 6. The system of claim 1 wherein respective
31 storage elements include serial transfer circuitry which
32 serially transfers data burst subsets one bit at a time
33 to and from said interconnect circuit.

34
35 7. The system of claim 1 wherein said interconnect
36 circuit includes a printed circuit board.

37

-20-

- 1 8. For use in a multi-port memory system which
2 includes random access memory (RAM) and multiple data
3 ports, a memory interface comprising:
4 multiple buffers, each including multiple
5 storage elements for simultaneous storage of multiple
6 respective data burst subsets in transit between
7 different respective data ports and said RAM, respective
8 storage elements including respective serial shift-
9 in/parallel shift-out register circuitry for serially
10 shifting in respective data burst subsets from said
11 interconnect circuit and for parallel shift out of such
12 data burst subsets to said RAM, respective storage
13 elements further including respective parallel shift-
14 in/serial shift-out register circuitry for parallel shift
15 in of respective data burst subsets from said RAM and for
16 serially shifting out such data burst subsets to said
17 interconnect circuit, said respective buffers further
18 including respective parallel data path circuitry which
19 intermittently connects respective serial shift-
20 in/parallel shift-out register circuitry with said RAM
21 and which intermittently connects respective parallel
22 shift-in/serial shift-out register circuitry with said
23 RAM; and
24 a printed circuit board interconnect circuit
25 which includes a multiplicity of data lines which
26 interconnect each respective data port with multiple
27 respective buffers such that different respective subsets
28 of any given data burst in transit between a respective
29 data port and said RAM are conducted to or from different
30 respective buffers via different respective data lines.
31
- 32 9. A multi-port memory system comprising:
33 random access memory (RAM);
34 multiple data ports;
35 multiple buffers, each including multiple
36 storage elements for simultaneous storage of multiple
37 respective data burst subsets in transit between

-21-

1 different respective different respective data ports and
2 said RAM, and further including parallel data path
3 circuitry connectable between individual storage elements
4 and said RAM; and

5 an interconnect circuit which includes a
6 multiplicity of data lines which interconnect each
7 respective data port with multiple respective buffers
8 such that different respective subsets of any given data
9 burst in transit between a respective data port and said
10 RAM are conducted to or from different respective buffers
11 via different respective data lines.

12

13 10. The system of claim 9, including a single RAM
14 integrated circuit.

15

16 11. The system of claim 9 and further including:
17 control circuitry which provides control
18 signals that control simultaneous parallel transfer of
19 all subsets of any given data burst between said RAM and
20 multiple different buffers storing different subsets of
21 such given data burst.

22

23 12. The system of claim 9 wherein respective
24 storage elements include serial transfer circuitry which
25 serially transfers data burst subsets to and from said
26 interconnect circuit.

27

28 13. The system of claim 9 wherein said respective
29 storage elements include serial transfer circuitry which
30 serially transfers data burst subsets to and from said
31 interconnect circuit; and further including:

32 control circuitry which provides control
33 signals that control simultaneous parallel transfer of
34 all subsets of any given data burst between said RAM and
35 multiple different buffers storing different subsets of
36 such given data burst and which provides control signals

-22-

1 that control transfer of data burst subsets between said
2 interconnect circuitry and different respective buffers.

3
4 14. The system of claim 9 wherein respective
5 storage elements include respective shift-in register
6 circuitry for serially shifting in respective data burst
7 subsets from said interconnect circuit and include
8 respective shift-out register circuitry for serially
9 shifting out respective data burst subsets to said
10 interconnect circuit.

11
12 15. The system of claim 9 wherein respective
13 storage elements include respective serial shift-
14 in/parallel shift-out register circuitry for serially
15 shifting in respective data burst subsets from said
16 interconnect circuit and for parallel shift out of such
17 data burst subsets to said RAM; and

18 wherein respective storage elements further
19 include respective parallel shift-in/serial shift-out
20 register circuitry for parallel shift in of respective
21 data burst subsets from said RAM and for serially
22 shifting out such data burst subsets to said interconnect
23 circuit.

24
25 16. The system of claim 9,
26 wherein respective storage elements include
27 respective serial shift-in/parallel shift-out register
28 circuitry for serially shifting in respective data burst
29 subsets from said interconnect circuitry and for parallel
30 shift out of such data burst subsets to said RAM;

31 wherein respective storage elements further
32 include respective parallel shift-in/serial shift-out
33 register circuitry for parallel shift in of respective
34 data burst subsets from said RAM and for serially
35 shifting out such data burst subsets to said interconnect
36 circuit;

-23-

1 wherein respective parallel data path circuitry
2 intermittently connects respective serial shift-
3 in/parallel shift-out register circuitry with said RAM;
4 and

5 wherein respective parallel data path circuitry
6 intermittently connects respective parallel shift-
7 in/serial shift-out register circuitry with said RAM.

8
9 17. The system of claim 9 wherein respective
10 storage elements include serial transfer circuitry which
11 serially transfers data burst subsets one bit at a time
12 to and from said interconnect circuit.

13
14 18. The system of claim 9, wherein said
15 interconnect circuit includes a printed circuit board.

16
17 19. A multi-port memory system comprising:
18 random access memory (RAM);
19 multiple data ports;
20 multiple buffers, each including multiple
21 storage elements for simultaneous storage of multiple
22 respective data burst subsets in transit between
23 different respective data ports and said RAM, respective
24 storage elements including respective serial shift-
25 in/parallel shift-out register circuitry for serially
26 shifting in respective data burst subsets from said
27 interconnect circuit and for parallel shift out of such
28 data burst subsets to said RAM, respective storage
29 elements further including respective parallel shift-
30 in/serial shift-out register circuitry for parallel shift
31 in of respective data burst subsets from said RAM and for
32 serially shifting out such data burst subsets to said
33 interconnect circuit, said respective buffers further
34 including respective parallel data path circuitry which
35 intermittently connects respective serial shift-
36 in/parallel shift-out register circuitry with said RAM
37 and which intermittently connects respective parallel

-24-

1 shift-in/serial shift-out register circuitry with said
2 RAM;

3 an interconnect circuit which includes a
4 multiplicity of data lines which interconnect each
5 respective data port with multiple respective buffers
6 such that different respective subsets of any given data
7 burst in transit between a respective data port and said
8 RAM are conducted to or from different respective buffers
9 via different respective data lines; and

10 control circuitry which provides control
11 signals that control simultaneous parallel transfer of
12 all subsets of any given data burst between said RAM and
13 multiple different buffers storing different subsets of
14 such given data burst and which provides control signals
15 that control transfer of data burst subsets between said
16 interconnect circuitry and different respective buffers.

17

18 20. A multi-port memory system comprising:

19 random access memory (RAM);

20 k data ports;

21 m buffers, each including k storage elements
22 for simultaneous storage of multiple respective n-bit
23 subsets of m-word data bursts in transit between
24 different respective data ports and said RAM, and further
25 including parallel data path circuitry connectable
26 between individual storage elements and said RAM;

27 wherein respective n-bit subsets include all n
28 of the same order bits in the n words of a respective
29 m-bit data burst; and

30 an interconnect circuit which includes a
31 multiplicity of data lines which interconnect each
32 respective data port with m different buffers such that
33 the m different respective n-bit subsets of any given
34 m-word data burst in transit between a respective data
35 port and said RAM are conducted to or from m different
36 respective buffers.

37

-25-

1 21. The system of claim 20 wherein $k=m$.

2

3 22. A method for transferring n -word data bursts
4 that include m bits per word between k data ports and
5 random access memory (RAM) comprising the steps of:

6 partitioning data bursts transferred through
7 respective data ports into respective data burst subsets
8 in which each respective subset includes n bits of the
9 same order but from different data words of a respective
10 data burst;

11 providing m buffers, each including k storage
12 elements;

13 temporarily storing different data burst
14 subsets of a respective data burst in transit to or from
15 any respective data port and the RAM in different storage
16 elements within different buffers; and

17 transferring all of the different data burst
18 subsets of a respective data burst in transit to or from
19 any respective data port and the RAM in parallel between
20 different storage elements in different buffers and the
21 RAM.

22

23 23. The method of claim 40 wherein $k=m$.

24

25 24. The method of claim 20 wherein each data burst
26 subset includes n bits.

27

28 25. The method of claim 20 and further including
29 the step of:

30 serially transferring respective data burst
31 subsets of a respective data burst in transit to or from
32 any respective data port and the RAM between such
33 respective data port and different storage elements in
34 different buffers.

35

36 26. The method of claim 20 and further including
37 the step of:


-26-

1 serially transferring, one bit at a time,
2 respective data burst subsets of a respective data burst
3 in transit to or from any respective data port and the
4 RAM between such respective data port and different
5 storage elements in different buffers.

6
7 27. A multi-port memory system comprising:
8 random access memory (RAM);
9 k data ports;
10 means for partitioning data bursts transferred
11 through respective data ports into respective n-bit data
12 burst subsets in which each respective subset includes n
13 bits of the same order but from different data words of a
14 respective data burst;
15 m buffers means, each including k storage
16 element means for temporarily storing different data
17 burst subsets of a respective data burst in transit to or
18 from any respective data port and the RAM in different
19 storage element means within different buffer means; and
20 means for transferring all of the different
21 data burst subsets of a respective data burst in transit
22 to or from any respective data port and the RAM in
23 parallel between different storage element means in
24 different buffer means and the RAM.

25
26 28. The method of claim 27 wherein $k=m$.
27

1/10

**Figure-1**

2/10




Figure-2

3/10




Figure-3

4/10




Figure-4

5/10




Figure-5

6/10




Figure-6

7/10




Figure-7




Figure-8

- 9 / 10




Figure-9

10/10




Figure-10

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 94/09364

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 G06F13/16

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US,A,5 142 638 (SCHIFFLEGER) 25 August 1992 see column 2, line 20 - column 3, line 29 see claim 1; figure 1 ---	1-28
A	EP,A,0 187 518 (SONY CORPORATION) 16 July 1986 see page 2, line 20 - page 5, line 35 see page 17, line 15 - page 21, line 14 -----	1-28

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

13 December 1994

Date of mailing of the international search report

23. 12. 94

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

McDonagh, F

INTERNATIONAL SEARCH REPORT

Information on patent family members

Intern. Application No

PCT/US 94/09364

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-5142638	25-08-92	US-A- 5202970	13-04-93
EP-A-0187518	16-07-86	JP-A- 61150059	08-07-86
		AU-B- 578772	03-11-88
		AU-A- 5111885	03-07-86
		CA-A- 1254662	23-05-89
		DE-A- 3585519	09-04-92
		KR-B- 9405816	23-06-94
		US-A- 4928234	22-05-90