

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
10 May 2002 (10.05.2002)

PCT

(10) International Publication Number  
WO 02/37551 A1

(51) International Patent Classification<sup>7</sup>: H01L 21/336,  
29/788, 29/792

(21) International Application Number: PCT/US01/24680

(22) International Filing Date: 6 August 2001 (06.08.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/699,711 30 October 2000 (30.10.2000) US

(71) Applicant: ADVANCED MICRO DEVICES, INC.  
[US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA  
94088-3453 (US).

(72) Inventors: HADDAD, Sameer; 6277 Blossom Avenue,  
San Jose, CA 95123 (US). RANDOLPH, Mark, W.; 3673


Kendra Way, San Jose, CA 95130 (US). HE, Yue-Song;  
1054 Hyde Avenue, San Jose, CA 95129 (US). THUR-  
GATE, Timothy; 1363 Arleen Avenue, Sunnyvale, CA  
94087 (US). CHANG, Chi; 342 Lakeview Way, Redwood  
City, CA 94062 (US). WONG, Ngaching; 1220 Briarleaf  
Circle, San Jose, CA 95131 (US).

(74) Agent: RODDY, Richard, J.; Advanced Micro Devices,  
Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-  
3453 (US).


(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM,  
HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK,  
LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX,  
MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL,  
TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

[Continued on next page]

(54) Title: NON-VOLATILE MEMORY WITH SOURCE SIDE BORON IMPLANTATION



(57) Abstract: One aspect of the present invention relates to a method of making a flash memory cell (32), involving providing a substrate (30) having a flash memory cell (32) thereon; forming a self-aligned source mask (48) over the substrate, the self aligned source mask (48) having openings (50) corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings (50) in the self-aligned source mask (48) corresponding to source lines (52); removing the self-aligned source mask (48) from the substrate (30); forming a MDD mask (54) over the substrate (30), the MDD mask (54) covering the source lines (52) and having openings (56) corresponding to drain lines; and implanting a medium dosage drain implant of a second type to form a drain region (58) in the substrate (30) adjacent the flash memory cell (32).



WO 02/37551 A1



**(84) Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

— *with international search report*

## NON-VOLATILE MEMORY WITH SOURCE SIDE BORON IMPLANTATION

## TECHNICAL FIELD

The present invention generally relates to improved methods of making flash memory devices such as EEPROMs. More particularly, the present invention relates to non-volatile flash memory devices with source and drain doping that differ having reduced short channel effects.

## BACKGROUND ART

Semiconductor devices typically include multiple individual components formed on or within a substrate. Such devices often comprise a high density section and a low density section. For example, as illustrated in prior art Figure 1a, a memory device such as a flash memory 10 comprises one or more high density core regions 11 and a low density peripheral portion 12 on a single substrate 13. The high density core regions 11 typically consist of at least one  $M \times N$  array of individually addressable, substantially identical floating-gate type memory cells and the low density peripheral portion 12 typically includes input/output (I/O) circuitry and circuitry for selectively addressing the individual cells (such as decoders for connecting the source, gate and drain of selected cells to predetermined voltages or impedances to effect designated operations of the cell such as programming, reading or erasing).

Prior art Figure 1b represents a fragmentary cross section diagram of a typical memory cell 14 in the core region 11 of prior art Figure 1a. Such a cell 14 typically includes the source 14b, the drain 14a and a channel 15 in a substrate or P-well 16; and the stacked gate structure 14c overlying the channel 15. The stacked gate 14c further includes a thin gate dielectric layer 17a (commonly referred to as the tunnel oxide) formed on the surface of the P-well 16. The stacked gate 14c also includes a polysilicon floating gate 17b which overlies the tunnel oxide 17a and an interpoly dielectric layer 17c overlies the floating gate 17b. The interpoly dielectric layer 17c is often a multilayer insulator such as an oxide-nitride-oxide (ONO) layer having two oxide layers sandwiching a nitride layer. Lastly, a polysilicon control gate 17d overlies the interpoly dielectric layer 17c. Each stacked gate 14c is coupled to a word line (WL0, WL1, . . . , WLn) while each drain of the drain select transistors are coupled to a bit line (BL0, BL1, . . . , BLn). The channel 15 of the cell 14 conducts current between the source 14b and the drain 14a in accordance with an electric field developed in the channel 15 by the stacked gate structure 14c. Using peripheral decoder and control circuitry, each memory cell 14 can be addressed for programming, reading or erasing functions.

In the semiconductor industry, there is a continuing trend toward higher device densities to increase circuit speed and packing densities. To achieve these high densities there has been and continues to be efforts toward scaling down the device dimensions on semiconductor wafers. Scaling in this sense refers to proportionately shrinking device structures and circuit dimensions to produce a smaller device that functions according to the parameters as a larger unscaled device. In order to accomplish such scaling, smaller and smaller features sizes are required. This includes the width and spacing of features including gate length.

The requirement of small features raises numerous concerns associated with flash memory devices, especially with regard to consistent performance and reliability. For example, as feature size decreases, such as a decrease in gate length, variations in size (such as gate length) increase. That is, it is difficult to maintain

critical dimension control as the size decreases. As gate length decreases, the possibility of short channel effects increases. Nitrided tunnel oxide layers in some instances also contribute to increases in short channel effects.

A short channel effect occurs as the length between the source and drain is reduced. Short channel effects include  $V_t$  rolloff ( $V_t$  is the threshold voltage), drain induced barrier lowering (DIBL), and excess column leakage. DIBL is often caused by the application of drain voltage in short channel devices. In other words, the drain voltage causes the surface potential to be lowered.

In view of the aforementioned concerns and problems, there is an unmet need for making flash memory cells of improved quality with increased integration, and especially for sub 0.18  $\mu\text{m}$  flash memory cells having reduced short channel effects.

#### SUMMARY OF THE INVENTION

As a result of the present invention, non-volatile flash memory device fabrication is improved thereby producing devices having improved reliability. By employing the methods of the present invention which provide for different channel doping for the source and drain, the formation of a flash memory device on the sub 0.18  $\mu\text{m}$  scale having reduced short channel effects is facilitated. Specifically, the present invention enable further scaling of non-volatile flash memory devices while minimizing and/or eliminating undesirable short channel effects, including at least one of  $V_t$  rolloff, high DIBL, excess column leakage, and variations in gate length across the product array. Undesirable short channel effects caused by the use of nitrided tunnel oxide layers are also minimized.

One aspect of the present invention relates to a method of making a flash memory cell, involving the steps of providing a substrate having a flash memory cell thereon; forming a self-aligned source mask over the substrate, the self aligned source mask having openings corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings in the self-aligned source mask corresponding to source lines; removing the self-aligned source mask from the substrate; forming a MDD mask over the substrate, the MDD mask covering the source lines and having openings corresponding to drain lines; and implanting a medium dosage drain implant of a second type to form a drain region in the substrate adjacent the flash memory cell.

Another aspect of the present invention relates to a method of making a flash memory cell, involving the steps of providing a substrate having a flash memory cell thereon; forming a self-aligned source mask over the substrate, the self aligned source mask having openings corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings in the self-aligned source mask corresponding to source lines to form a source region in the substrate adjacent the flash memory cell, wherein the source dopant is implanted at an energy from about 10 keV to about 40 keV to a dosage from about  $1 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{14}$  atoms/cm<sup>2</sup>; removing the self-aligned source mask from the substrate; forming a second mask over the substrate, the second mask having openings corresponding to drain lines; implanting a medium dosage drain implant of a second type to form a drain region in the substrate adjacent the flash memory cell, wherein the medium dosage drain implant is implanted at an energy from about 30 keV to about 60 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>; removing the second mask from the substrate; and heating the substrate at a temperature from about 300°C to about 1,100°C.

Yet another aspect of the present invention relates to a method of making a flash memory cell, involving the steps of providing a substrate having a flash memory cell thereon; forming a self-aligned source mask over the substrate, the self aligned source mask having openings corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings in the self-aligned source mask corresponding to source lines, wherein the source dopant is implanted at an energy from about 10 keV to about 40 keV to a dosage from about  $1 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{14}$  atoms/cm<sup>2</sup>; removing the self-aligned source mask from the substrate; forming a second mask over the substrate, the second mask having openings corresponding to drain lines; implanting a medium dosage drain implant of a second type to form a drain region in the substrate adjacent the flash memory cell, wherein the medium dosage drain implant is implanted at an energy from about 30 keV to about 60 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>; and heating the substrate in an inert gas atmosphere at a temperature from about 400°C to about 1,200°C.

#### BRIEF DESCRIPTION OF DRAWINGS

Figure 1a is a plan view illustrating a prior art layout of a flash memory chip;

Figure 1b is a fragmentary cross section illustrating a prior art stacked gate flash memory cell.

Figure 2 is a cross sectional illustration of one aspect of a making a non-volatile flash memory device in accordance with the present invention.

Figure 3 is a cross sectional illustration of another aspect of a making a non-volatile flash memory device in accordance with the present invention.

Figure 4 is a cross sectional illustration of yet another aspect of a making a non-volatile flash memory device in accordance with the present invention.

Figure 5 is a cross sectional illustration of still yet another aspect of a making a non-volatile stacked flash memory device in accordance with the present invention.

Figure 6 is a cross sectional illustration of one aspect of a non-volatile stacked flash memory device in accordance with the present invention.

Figure 7 is a cross sectional illustration of one aspect of a non-volatile SONOS flash memory device in accordance with the present invention.

#### DISCLOSURE OF INVENTION

The present invention involves making non-volatile flash memory devices with different channel doping for the source and drain. As a result, non-volatile flash memory devices having reduced short channel effects are provided. The lateral diffusion after source side implant heating steps are unnecessary when making non-volatile flash memory devices in accordance with the present invention. The present invention is described with reference to the drawings wherein like reference numerals are used to refer to like elements throughout.

The present invention may be understood and its advantages appreciated in conjunction with the process of Figures 2-7, wherein like numerals represent like features throughout.

An improved semiconductor manufacturing process flow illustrating the how to make the flash memory device is described in detail in conjunction with Figures 2-7. This process highlights the activity in the core region of the substrate, which is where the stacked memory cells and the select gate transistors are

subsequently positioned. In this connection, while the substrate contains two regions; namely, the periphery region and the core region; the core region of the substrate contains two areas; namely, the stacked memory cell area.

Referring to Figure 2, a substrate 30 having a stacked memory cell 32 and shallow trench isolation regions 41 is provided. The stacked memory cell 32 is positioned in the stacked memory cell area of the core region of the substrate 30. The shallow trench isolation regions 41 contain an insulation material such as silicon dioxide or silicon nitride. The substrate 30 having a stacked memory cell 32 may be provided as follows, although any suitable process flow may be employed.

The substrate 30 is typically a silicon substrate optionally with various elements, regions and/or layers thereover; including metal layers, barrier layers, dielectric layers, device structures, active regions such as active silicon regions or areas, active elements and passive elements including P wells, N wells, additional polysilicon gates, wordlines, source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive plugs, etc. A first oxide layer 40 is provided over at least a portion of the substrate 30 or over the entire substrate 30 using any suitable means, such as dry oxidation, wet oxidation, rapid thermal oxidation, or chemical vapor deposition (CVD).

Optionally, the first oxide layer 40 may be nitrified using a nitridation process. In some instances, employing a nitrified first oxide layer 40 contributes to short channel effects. The present invention minimizes these effects and thus enables the use of nitrified first oxide layers 40 in flash memory devices (nitrified tunnel oxide layers). The nitrified first oxide layer 40 also contributes to improved tunnel oxide reliability.

A first poly layer 42 is provided using any suitable process, such as an in situ doping process, over the first oxide layer 40. The first poly layer 42 is polysilicon or doped amorphous silicon. Polysilicon is formed using CVD techniques. The doped amorphous silicon layer is made using an in situ doping process. The first doped amorphous silicon layer 42 (also termed Poly 1) subsequently forms the floating gate of the stacked memory cell. The dopant employed to make the thin first doped amorphous silicon layer is at least one of phosphorus and arsenic.

A dielectric layer 44 is provided over at least a portion of the Poly 1 layer 42 using any suitable means. The dielectric layer 44 is preferably an ONO multilayer dielectric containing three layers; namely an oxide layer 44a, a nitride layer 44b, and another oxide layer 44c. The dielectric layer subsequently forms the interpoly dielectric layer of the stacked memory cell 32.

A second poly layer 46 is provided over at least a portion of the substrate using any suitable means. The second poly layer 46 subsequently forms the control gate of the stacked memory cell (also termed Poly 2). The second poly layer 46 is made of polysilicon or doped amorphous silicon.

Although not shown, additional layers may be provided using any suitable means over portions of the Poly 2 layer. For example, a cobalt or tungsten silicide layer may be provided over at least a portion of the Poly 2 layer 46, and a silicon oxynitride layer may be provided over the tungsten silicide layer.

Various suitable masking and etching steps are employed to form memory cells in the stacked memory cell area of the core region of the structure (the gates are defined). One or more photoresists and/or hard masks and/or the partially formed stacked memory cell (not shown) may be used as the masks. Etching is typically conducted layer by layer to maximize etch selectivity. For example, the Poly 2 layer is etched using an etch chemistry different from etching the oxide layers. Although only one stacked flash memory cell 32 is shown, a

plurality of cells are formed in the core region of the structure. The structure is optionally cleaned before proceeding. The stacked flash memory cell 32 (and the SONOS type memory cell of Figure 7) may have a width (gate length) of about 0.18  $\mu\text{m}$  or smaller.

Referring to Figure 3, a mask is formed over the structure leaving exposed the Vss line. Forming the mask 48 involves patterning a self-aligned source (SAS) mask using a photoresist or hard mask over the structure leaving the source line open 50 to further processing. That is, mask 48 has openings 50 over the substrate 30 through which the subsequently formed source lines are formed.

After the mask is formed, a source dopant such as boron is implanted through openings 50 in the mask 48 to the exposed source line (to the exposed portion of substrate 30) forming the source side implant 52. The source dopant may partially diffuse underneath the Poly 1 or floating gate. The source dopant may be p type or n type, but it is preferably p type.

In one embodiment, the source dopant is implanted at an energy from about 10 keV to about 40 keV to a dosage from about  $1 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{14}$  atoms/cm<sup>2</sup>. In another embodiment, the source dopant is implanted at an energy from about 15 keV to about 30 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $2 \times 10^{14}$  atoms/cm<sup>2</sup>. In yet another embodiment, the source dopant is implanted at an energy from about 15 keV to about 25 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $2 \times 10^{14}$  atoms/cm<sup>2</sup>. In place of or in addition to boron, phosphorus may be implanted (at the same energies and dosage levels).

Referring to Figure 4, the source dopant implantation is followed by removing the mask 48, and optionally cleaning the structure. It is noted that a heat treatment to promote diffusion of boron 52 under the gates (under Poly 1 gate 42) is not necessary.

Referring to Figure 5, a mask 54 is formed over the structure leaving exposed the drain regions of the memory cells 32 and a medium dosage drain (MDD) implant is performed forming drain 58 regions. Forming the mask 54 involves patterning a MDD mask using a photoresist or hard mask over the structure leaving the drain regions open 56 to further processing. That is, mask 54 has openings 56 over the substrate 30 through which the subsequently formed drains are formed. The MDD mask covers the entire periphery and portions of the core region that do not correspond to the drain regions. In other words, the MDD mask covers the source lines.

The MDD implant facilitates the formation of a heavy junction. The dopant may be p type or n type, but it is preferably n type. Specifically, the dopant is preferably an n+ implant, such as arsenic or phosphorus. The MDD implant dopant is preferably opposite that of the source dopant; that is, the MDD implant is an n type when the source dopant is a p type and the MDD implant is a p type when the source dopant is an n type. In one embodiment, the MDD implant is performed at an energy from about 30 keV to about 60 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>. In another embodiment, the MDD implant is performed at an energy from about 35 keV to about 55 keV to a dosage from about  $1 \times 10^{14}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{15}$  atoms/cm<sup>2</sup>.

Referring to Figure 6, the MDD drain side implantation is followed by removing the mask 54, and optionally cleaning the structure. A heat treatment to promote diffusion of boron 52 and the MDD implant 58 under the gates (under Poly 1 gate 42) may be performed. In one embodiment, the heat treatment involves heating the structure under an inert gas atmosphere at a temperature from about 400°C to about 1,200°C for a time from about 1 second to 5 minutes. Inert gases include nitrogen, helium, neon, argon, krypton, and xenon.

In another embodiment, the heat treatment involves heating the structure under a temperature from about 500°C to about 1,100°C for a time from about 10 seconds to 3 minutes. In yet another embodiment, the heat treatment involves heating the structure under a temperature from about 600°C to about 1,000°C for a time from about 15 seconds to 2 minutes.

The present invention is also applicable to SONOS (Silicon Oxide Nitride Oxide Silicon) type memory devices. Referring to Figure 7, a SONOS type memory device 33 is shown having the source side boron implant 52 and a MDD drain side implant 58 in accordance with the present invention. The SONOS type memory device 33 is processed in the same manner as stacked flash memory cell 32 in Figures 2-6. Thus, Figure 7 is analogous to Figure 6. The present invention is applicable to both NAND and NOR type memory configurations.

Although not shown, a series of mask and etch steps (such as self aligned etch steps) are employed to form select gate transistors in the core region, high voltage transistors and low voltage transistors in the periphery region, word lines, contacts, interconnections, an encapsulating oxide film, such as tetraethylorthosilicate (TEOS), borophosphotetraethylorthosilicate (BPTEOS), phosphosilicate glass (PSG), or borophosphosilicate glass (BPSG), and the like. These steps may be conducted during and/or after formation of the memory cells in accordance with the present invention. These steps are known in the art.

Although the invention has been shown and described with respect to a certain preferred embodiment or embodiments, it is obvious that equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, etc.), the terms (including any reference to a "means") used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (i.e., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary embodiments of the invention. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several embodiments, such feature may be combined with one or more other features of the other embodiments as may be desired and advantageous for any given or particular application.

#### INDUSTRIAL APPLICABILITY

The methods of the present invention are useful in the field of non-volatile semiconductor memory fabrication. Particularly, the methods of the present invention are useful in fabricating non-volatile flash memory devices, such as EEPROMs.

## CLAIMS

What is claimed is:

1. A method of making a flash memory cell (32), comprising:  
providing a substrate (30) having a flash memory cell (32) thereon;  
forming a self-aligned source mask (48) over the substrate, the self aligned source mask (48) having openings (50) corresponding to source lines;  
implanting a source dopant of a first type in the substrate through the openings (50) in the self-aligned source mask (48) corresponding to source lines (52);  
removing the self-aligned source mask (48) from the substrate (30);  
forming a MDD mask (54) over the substrate (30), the MDD mask (54) covering the source lines (52) and having openings (56) corresponding to drain lines; and  
implanting a medium dosage drain implant of a second type to form a drain region (58) in the substrate (30) adjacent the flash memory cell (32).
2. The method according to claim 1, further comprising heat treating the substrate (30) after implanting the medium dosage drain implant.
3. The method according to claim 1, wherein the source dopant comprises at least one of boron and phosphorus and the source dopant is implanted at an energy from about 15 keV to about 30 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $2 \times 10^{14}$  atoms/cm<sup>2</sup>.
4. The method according to claim 1, wherein the medium dosage drain implant comprises at least one of arsenic and phosphorus and the medium dosage drain implant is implanted at an energy from about 30 keV to about 60 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>.
5. The method according to claim 1, wherein the flash memory cell (32) comprises a first poly layer (42), an ONO multi-layer dielectric (44) over the first poly layer (42), and a second poly layer (46) over the ONO multi-layer dielectric (44).
6. The method according to claim 1, wherein the flash memory cell (33) comprises an ONO charge trapping layer (44), and a poly layer (58) over the ONO charge trapping layer (44).
7. A method of making a flash memory cell (32), comprising:  
providing a substrate (30) having a flash memory cell (32) thereon;  
forming a self-aligned source mask (48) over the substrate, the self aligned source mask (48) having openings (50) corresponding to source lines;  
implanting a source dopant of a first type in the substrate (30) through the openings (50) in the self-aligned source mask (48) corresponding to source lines to form a source region (52) in the substrate (30)

adjacent the flash memory cell (32), wherein the source dopant is implanted at an energy from about 10 keV to about 40 keV to a dosage from about  $1 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{14}$  atoms/cm<sup>2</sup>;

removing the self-aligned source mask (48) from the substrate (30);

forming a second mask (54) over the substrate, the second mask (54) having openings (56) corresponding to drain lines;

implanting a medium dosage drain implant of a second type to form a drain region (58) in the substrate (30) adjacent the flash memory cell (32), wherein the medium dosage drain implant is implanted at an energy from about 30 keV to about 60 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>;


removing the second mask (54) from the substrate (30); and

heating the substrate (30) at a temperature from about 300°C to about 1,100°C.


8. A method of making a flash memory cell (32), comprising:
  - providing a substrate (30) having a flash memory cell (32) thereon;
  - forming a self-aligned source mask (48) over the substrate, the self aligned source mask (48) having openings (50) corresponding to source lines;
  - implanting a source dopant of a first type in the substrate (30) through the openings (50) in the self-aligned source mask (48) corresponding to source lines, wherein the source dopant is implanted at an energy from about 10 keV to about 40 keV to a dosage from about  $1 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{14}$  atoms/cm<sup>2</sup>;
  - removing the self-aligned source mask (48) from the substrate;
  - forming a second mask (54) over the substrate, the second mask (54) having openings (56) corresponding to drain lines;
  - implanting a medium dosage drain implant of a second type to form a drain region (58) in the substrate (30) adjacent the flash memory cell (32), wherein the medium dosage drain implant is implanted at an energy from about 30 keV to about 60 keV to a dosage from about  $5 \times 10^{13}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{15}$  atoms/cm<sup>2</sup>; and
  - heating the substrate (30) in an inert gas atmosphere at a temperature from about 400°C to about 1,200°C.

9. The method according to claim 8, wherein the flash memory cell (32) comprises a nitride tunnel oxide layer.

10. The method according to claim 8, wherein the flash memory cell is a SONOS type memory cell (33).



**FIG. 1a**  
**PRIOR ART**



**FIG. 1b**

2/3




FIG. 2




FIG. 3




FIG. 4

3/3




FIG. 5




FIG. 6




FIG. 7

INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 01/24680

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L21/336 H01L29/788 H01L29/792

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 831 304 A (HARA HIDEKI) 3 November 1998 (1998-11-03)	1-3,5,7, 8
Y	the whole document	4,6,9,10
Y	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 01, 28 February 1995 (1995-02-28) -& JP 06 291330 A (CITIZEN WATCH CO LTD), 18 October 1994 (1994-10-18) abstract	6,9,10
Y	US 5 592 003 A (SAWADA KIKUZO ET AL) 7 January 1997 (1997-01-07)	4
A	column 12, line 11 - line 67; figures 6A-6D	1-3,5, 7-9
	-/--	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*&\* document member of the same patent family

Date of the actual completion of the international search

20 February 2002

Date of mailing of the international search report

27/02/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Albrecht, C

## INTERNATIONAL SEARCH REPORT

In \_ onal Application No

PCT/US 01/24680

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 905 790 A (MATSUSHITA ELECTRONICS CORP) 31 March 1999 (1999-03-31) the whole document -----	1-5,7-9
A	EP 0 513 923 A (PHILIPS NV) 19 November 1992 (1992-11-19) page 4, column 6, line 19 -page 5, column 8, line 11; figures 1-10 -----	1-5,7-9

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/24680

Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
US 5831304	A	03-11-1998	JP 2956549 B2	04-10-1999
			JP 9082820 A	28-03-1997
			CN 1156337 A , B	06-08-1997
			KR 195678 B1	15-06-1999
JP 06291330	A	18-10-1994	NONE	
US 5592003	A	07-01-1997	JP 6204491 A	22-07-1994
			JP 6204492 A	22-07-1994
EP 0905790	A	31-03-1999	EP 0905790 A2	31-03-1999
			JP 3062479 B2	10-07-2000
			JP 11163174 A	18-06-1999
			TW 437099 B	28-05-2001
			US 6030869 A	29-02-2000
			US 6274901 B1	14-08-2001
EP 0513923	A	19-11-1992	US 5424567 A	13-06-1995
			DE 69205060 D1	02-11-1995
			DE 69205060 T2	15-05-1996
			EP 0513923 A2	19-11-1992
			JP 5136427 A	01-06-1993
			KR 258646 B1	15-06-2000
			US 5486480 A	23-01-1996