



(11) **EP 3 493 338 A1**

(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 153(4) EPC

(43) Date of publication:
05.06.2019 Bulletin 2019/23

(51) Int Cl.:
H01S 5/343^(2006.01)

(21) Application number: **17833804.2**

(86) International application number:
PCT/JP2017/018846

(22) Date of filing: **19.05.2017**

(87) International publication number:
WO 2018/020793 (01.02.2018 Gazette 2018/05)

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
Designated Extension States:
BA ME
Designated Validation States:
MA MD

(71) Applicant: **Sony Semiconductor Solutions Corporation**
Atsugi-shi, Kanagawa 243-0014 (JP)

(72) Inventor: **KADOWAKI, Yasuhiro**
Kikuchi-gun
Kumamoto 869-1102 (JP)


(30) Priority: **26.07.2016 JP 2016146558**

(74) Representative: **MFG Patentanwälte Meyer-Wildhagen Meggle-Freund**
Gerhard PartG mbB
Amalienstraße 62
80799 München (DE)

(54) **SEMICONDUCTOR LIGHT-EMITTING ELEMENT AND METHOD FOR MANUFACTURING SEMICONDUCTOR LIGHT-EMITTING ELEMENT**

(57) The semiconductor light-emitting element includes: a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semiconductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region; a first depression formed on at least a portion of a first edge adjacent to the second surface of the stacking structure; and a second depression formed on a second edge extending along a thickness direction of the stacking structure.

[FIG. 1]



Description

Technical Field

[0001] The present disclosure relates to a semiconductor light-emitting element and a method of manufacturing the semiconductor light-emitting element.

Background Art

[0002] In recent years, it has been expected that a semiconductor laser using a nitride semiconductor such as GaN, AlGaIn, GaInN, for example, is applied as a light source for a high-density optical disk apparatus, a laser beam printer, a full-color display, etc.

[0003] An approach to perform scribing and cleaving after crystal-growing a semiconductor layer on a substrate has been proposed as a manufacturing process of this semiconductor laser (PTL 1, for example).

Citation List

Patent Literature

[0004] PTL 1: Japanese Unexamined Patent Application Publication No. 2011-146653

Summary of the Invention

[0005] With an approach of the foregoing PTL 1, however, end surfaces may not be formed perpendicularly, causing variation in a threshold current of each element. Moreover, the end surfaces not being formed perpendicularly reduce a substantial reflectance. Alternatively, guided wave loss occurs to deteriorate characteristics such as the threshold current and slope efficiency.

[0006] In a semiconductor light-emitting element that performs formation of the end surfaces, it is desirable to achieve the semiconductor light-emitting element and a method of manufacturing the semiconductor light-emitting element that allow for suppression of characteristic deterioration.

[0007] A semiconductor light-emitting element according to an embodiment of the present disclosure includes a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semiconductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region; a first depression formed on at least a portion of a first edge adjacent to the second surface of the stacking structure; and a second depression formed on a second edge extending along a thickness direction of the stacking structure.

[0008] In the semiconductor light-emitting element according to the embodiment of the present disclosure, the stacking structure has the substrate including the com-

pound semiconductor and the semiconductor layer including the light-emitting region in order from the side on which the first surface is located, and the first depression is formed on at least the portion of the first edge adjacent to the second surface. The second depression is formed on the second edge extending along the thickness direction of the stacking structure. Providing the first depression and the second depression makes it easy to secure perpendicularity of an end surface.

[0009] A method of manufacturing a semiconductor light-emitting element according to an embodiment of the present disclosure includes: forming a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semiconductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region, the forming of the stacking structure including forming a first depression on at least a portion of a first edge adjacent to the second surface of the stacking structure, and forming a second depression on a second edge extending along a thickness direction of the stacking structure.

[0010] In the method of manufacturing the semiconductor light-emitting element according to the embodiment of the present disclosure, in the forming of the stacking structure having the substrate including the compound semiconductor and the semiconductor layer including the light-emitting region in order from the side on which the first surface is located, the first depression is formed on at least the portion of the first edge adjacent to the second surface and the second depression is formed on the second edge extending along the thickness direction of the stacking structure. Forming the first and second depressions makes it easy to secure perpendicularity of an end surface.

[0011] In the semiconductor light-emitting element according to the embodiment of the disclosure, the stacking structure has the substrate including the compound semiconductor and the semiconductor layer including the light-emitting region in order from the side on which the first surface is located, and the first depression is formed on at least the portion of the first edge adjacent to the second surface. The second depression is formed on the second edge extending along the thickness direction of the stacking structure. Providing the first and second depressions makes it possible to secure perpendicularity of the end surface and suppress deterioration in a threshold current, slope efficiency, etc. Therefore, it is possible to suppress characteristic deterioration.

[0012] In the method of manufacturing the semiconductor light-emitting element according to the embodiment of the present disclosure, in the forming of the stacking structure having the substrate including the compound semiconductor and the semiconductor layer including the light-emitting region in order from the side on which the first surface is located, the first depression is formed on at least the portion of the first edge adjacent

to the second surface and the second depression is formed on the second edge extending along the thickness direction of the stacking structure. Forming the first and second depressions makes it possible to secure perpendicularity of the end surface and suppress deterioration in a threshold current, the slope efficiency, etc. Therefore, it is possible to suppress characteristic deterioration.

[0013] It is to be noted that effects of the present disclosure are not necessarily limited to those described above, and may be any of effects that are described herein.

Brief Description of Drawings

[0014]

FIG. 1 is a perspective view of an overall configuration example of a semiconductor light-emitting element according to an embodiment of the present disclosure.

FIG. 2 is a diagram illustrating a schematic configuration of the semiconductor light-emitting element illustrated in FIG. 1.

FIG. 3 is a plan view of a configuration of an element substrate before cleaving of the semiconductor light-emitting element (stacking structure) illustrated in FIG. 1.

FIG. 4 is a diagram illustrating a cross-sectional configuration of the element substrate illustrated in FIG. 3.

FIG. 5 is a flow chart illustrating a manufacturing process of the semiconductor light-emitting element illustrated in FIG. 1.

FIG. 6A is a schematic view for description of an example of a cleaving method.

FIG. 6B is a schematic view for description of the example of the cleaving method.

FIG. 7 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 1-1.

FIG. 8 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 1-2.

FIG. 9 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 1-3.

FIG. 10 is a plan view of a configuration example of a semiconductor light-emitting element according to Modification Example 2.

FIG. 11 is a diagram illustrating a cross-sectional configuration of the semiconductor light-emitting element illustrated in FIG. 10.

FIG. 12 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 3-1.

FIG. 13 is a cross-sectional view of a configuration example of a semiconductor light-emitting element

according to Modification Example 3-2.

FIG. 14 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 4-1.

FIG. 15 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 4-2.

FIG. 16 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 5-1.

FIG. 17 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 5-2.

15 Modes for Carrying Out the Invention

[0015] In the following, some embodiments of the present disclosure are described in detail with reference to the drawings. The embodiments described below each illustrate a specific example of the present disclosure, and the present disclosure is not limited to the following embodiments. Moreover, the present disclosure is not limited to positions, dimensions, dimension ratios, and other factors of respective components illustrated in the drawings. It is to be noted that description is given in the following order.

1. Embodiment (An example of a semiconductor light-emitting element having a first depression and a second depression on an edge adjacent to a second surface of a stacking structure and an edge extending in a thickness direction, respectively)

2. Modification Examples 1-1 to 1-3 (Other examples of a layout and a configuration of the first depression)

3. Modification Example 2 (Another example of a layout and a configuration of the second depression)

4. Modification Examples 3-1 and 3-2 (Other examples of a cross-sectional shape of the second depression)

5. Modification Examples 4-1 and 4-2 (Other examples of cross-sectional shapes of the first depression and a third depression)

6. Modification Examples 5-1 and 5-2 (Other configuration examples of the third depression)

<Embodiments>

[Configuration]

[0016] FIG. 1 illustrates a configuration example of a semiconductor light-emitting element 1 according to an embodiment of the present disclosure. The semiconductor light-emitting element 1 is preferably used as a light source for a high-density optical disk apparatus, a laser beam printer, a full-color display, etc., for example. The semiconductor light-emitting element 1 includes a stacking structure 2 having a first surface S1 and a second surface S2 facing each other. The stacking structure 2

includes, for example, a substrate 10 and a semiconductor layer 20 formed on the substrate 10 by crystal growth. A band-like projection 31 and an upper electrode 30 (for example, a p-side electrode) are provided on the second surface S2 of the stacking structure 2. An unillustrated lower electrode (for example, an n-side electrode) is electrically coupled to the substrate 10 of the stacking structure 2. The lower electrode is formed on a back surface of the first surface S1, for example.

[0017] The semiconductor light-emitting element 1 is, for example, an edge-emitting semiconductor laser, and has a pair of end surfaces S3 and S4 (a first end surface and a second end surface), with an extending direction of the projection 31 as a resonator direction (a Y direction). Note that the semiconductor light-emitting element 1 is not limited to such a semiconductor laser, and may be a semiconductor light-emitting element such as an edge-emitting light-emitting diode (LED: Light Emitting Diode) or a superluminescent diode (SLD: Superluminescent diode), for example.

[0018] The substrate 10 includes a compound semiconductor, for example, a group III-V nitride semiconductor such as GaN. Here, the "group III-V nitride semiconductor" refers to a semiconductor including at least one kind of a group of 3B group elements in the short-form periodic table and at least N of 5B group elements in the short-form periodic table. Examples of the group III-V nitride semiconductor include a gallium nitride-based compound including Ga and N. Examples of the gallium nitride-based compound include GaN, AlGaIn, AlGaInN, etc. The group III-IV nitride semiconductor may be doped with an n-type impurity of a group IV or group VI element such as Si, Ge, O, or Se, or a p-type impurity of a group II or group IV element such as Mg, Zn, or C, as needed.

[0019] The substrate 10 has a semipolar surface, for example. That is, the substrate 10 has a main surface inclined at a predetermined angle (about 20 degrees or more and about 90 degrees or less, for example) in an m-axis direction from a c-plane, for example.

[0020] The semiconductor layer 20 includes a group III-V nitride semiconductor, for example, and is formed by an epitaxial crystal growth method such as an MOCVD (Metal Organic Chemical Vapor Deposition) method, for example, with the main surface of the substrate 10 as a crystal growth plane. The semiconductor layer 20 includes an active layer 21 that forms a light-emitting region 21A. Specifically, the semiconductor layer 20 has, for example, a lower cladding layer (an n-type cladding layer, for example), the active layer 21, an upper cladding layer (a p-type cladding layer, for example), and a contact layer (a p-type contact layer, for example), etc. in order from a side on which the substrate 10 is located. The lower cladding layer includes AlGaIn, for example. The active layer 21 has, for example, a multiple quantum well structure including well layers and barrier layers that are alternately stacked. The well layers and the barrier layers include GaInN having mutually different composition ratios. The upper cladding layer includes AlGaIn, for exam-

ple. The contact layer includes GaN, for example. It is to be noted that any layer (a buffer layer, a guide layer, etc., for example) other than the foregoing layers may be further provided in the semiconductor layer 20. The upper electrode 30 is formed on the semiconductor layer 20.

[0021] The upper electrode 30 includes a laminated film including titanium (Ti), platinum (Pt), and gold (Au), for example. In contrast, the lower electrode formed on the back surface (the first surface S1) of the substrate 10 includes, for example, a laminated film including an alloy of gold (Au) and germanium (Ge), nickel (Ni), and gold (Au).

[0022] The projection 31 is a ridge including the foregoing contact layer and the foregoing upper cladding layer, for example. The projection 31 is insulated by an insulating film such as SiO₂, after the contact layer and a portion of the upper cladding layer are removed by etching.

[0023] The end surfaces S3 and S4 of the stacking structure 2 are cleaved surfaces formed by cleaving. A resonator structure is formed through sandwiching the semiconductor layer 20 between the end surfaces S3 and S4. The end surface S3 is a surface that includes the light-emitting region 21A and emits laser light. A multilayer reflection film (not illustrated) is formed on a surface of the end surface S3. The multilayer reflection film formed on the surface of the end surface S3 is a low reflection film. A reflectance adjusted by a combination of the multilayer reflection film and the end surface S3 is about 10%, for example. The end surface S4 is a surface that reflects laser light, and a multilayer reflection film (not illustrated) is also formed on a surface of the end surface S4. The multilayer reflection film formed on the surface of the end surface S4 is a high reflection film. A reflectance adjusted by a combination of the multilayer reflection film and the end surface S4 is about 95%, for example.

[0024] It is possible to form the end surfaces S3 and S4 by cleaving that utilizes a groove or a notch (a first depression 32, a second depression 33, and a third depression 34) formed by scribing.

[0025] In the present embodiment, the first depression 32 is formed on at least a portion of an edge e1 adjacent to the second surface S2 of the stacking structure 2. The second depression 33 is formed on an edge e2 extending along a thickness direction (a Z direction) of the stacking structure 2. The third depression 34 is formed on at least a portion of an edge e3 adjacent to the first surface S1 of the stacking structure 2.

[0026] Here, the stacking structure 2 has a rectangular parallelepiped shape, for example, and includes, for example, six surfaces including the first surface S1, the second surface S2, and the end surfaces S3 and S4, eight sides, and eight apexes. The edge e1 is a portion corresponding to a side adjacent to the second surface S2 and the end surface S3 and a side adjacent to the second surface S2 and the end surface S4. The edge e1 extends along an element width direction (an X direction).

The edge e2 is a portion that extends along the thickness direction (the Z direction) and corresponds to one or both of two sides adjacent to the respective end surfaces S3 and S4. The edge e3 is a portion corresponding to a side adjacent to the first surface S1 and the end surface S3 and a side adjacent to the first surface S1 and the end surface S4. The edge e3 faces the edge e1, for example, and extends along the element width direction (the X direction).

[0027] The first depression 32 is formed on a portion of the edge e1, excluding a region corresponding to the light-emitting region 21A, for example. Specifically, the first depression 32 is provided on one or both of two regions sandwiching the light-emitting region 21A of the semiconductor layer 20 in between. In this example, the first depression 32 is provided on each of the two regions sandwiching the light-emitting region 21A in between. A depth t (a length along the Z direction) of the first depression 32 is 5 μm or larger and 30 μm or smaller, for example. A narrower width b (a length along the Y direction) of the first depression 32 is more favorable, and the width b of the first depression 32 is desirably 3 μm or smaller, for example. Providing the first depression 32 (a fourth depression 32A to be described later) makes it possible to concentrate stress on the first depression 32 (the fourth depression 32A) and form the end surfaces S3 and S4 with high perpendicularity during cleaving.

[0028] The second depression 33 is continuously formed from the first surface S1 to the second surface S2 on the edge e2, for example. In this example, the second depression 33 is provided on each of four edges e2 corresponding to the four sides extending in the Z direction. Providing the second depression 33 (a hole 33A to be described later) makes it possible to make a rate of crack propagation between elements constant and suppress variation in perpendicularity or flatness of the end surfaces during cleaving.

[0029] The third depression 34 continuously extends along the X direction and is provided on the edge e3, for example. A depth (a length along the Z direction) of the third depression 34 is 5 μm or larger and 30 μm or smaller, for example, and may be the same as or different from the depth of the first depression 32. Providing the third depression 34 makes it possible to improve perpendicularity of the end surfaces during cleaving.

[0030] A cross-sectional shape (an XZ cross-sectional shape) of each of the first depression 32, the second depression 33, and the third depression 34 has a quadrangular shape (a rectangular shape or square shape), for example. Corners of the quadrangular shape may be rounded. The first depression 32 and the second depression 33 of the first depression 32, the second depression 33, and the third depression 34 are provided so as to be adjacent to (connected with) each other, for example, and the third depression 34 and the second depression 33 are provided so as to be adjacent to each other, for example. Here, in a case where the first depression 32 and the second depression 33 are spaced apart, stress

easily concentrates on the second depression 33. Thus, the first depression 32 and the second depression 33 are desirably provided adjacently. The width (the length along the extending direction of the edge e1 (the X direction)) of the first depression 32 is desirably larger than the width (the length along the extending direction of the edge e1 (the X direction)) of the second depression 33, which makes it possible to concentrate stress on the first depression 32 (the fourth depression 32A to be described later) rather than on the second depression 33 (the hole 33A to be described later) and form the end surfaces S3 and S4 with higher perpendicularity in cleaving.

[0031] FIG. 2 illustrates a schematic configuration of the semiconductor light-emitting element 1 (the stacking structure 2). FIG. 3 schematically illustrates a planar configuration (an XY planar configuration viewed from a side on which the second surface S2 is located) before cleaving of the semiconductor light-emitting element 1. FIG. 4 illustrates a cross-sectional configuration (an XZ cross-sectional configuration) of FIG. 3. As can be seen from the above, the semiconductor light-emitting element 1 configures one (a portion of an element substrate 1B) of a plurality of element regions 1A that are two-dimensionally disposed in a state before the cleaving.

[0032] The fourth depression 32A corresponding to the foregoing first depression 32 and the hole 33A corresponding to the second depression 33 are formed on the element substrate 1B. As can be seen from the above, in the element substrate 1B before being cleaved, the fourth depression 32A and the hole 33A are provided in a region between the respective semiconductor light-emitting elements 1 (element regions 1A). Specifically, the fourth depression 32A and the hole 33A are formed in each of regions corresponding to four corners of the respective element regions 1A. In the element substrate 1B, for example, a plurality of fourth depressions 32A are formed discretely in portions excluding the projection 31 (that is, the light-emitting region 21A) and represent broken lines extending in the X direction, for example. The hole 33A is provided in a middle portion of each of the fourth depressions 32A, for example, and penetrates from the first surface S1 to the second surface S2. In contrast, a fifth depression 34A corresponding to the third depression 34 is formed on a side on which the first surface S1 is located. The fifth depression 34A is continuously formed so as to extend along the X direction.

[0033] A depth d1 (a length along the X direction) of the fourth depression 32A is desirably larger than a width (diameter) d2 (a length along the X direction) of the hole 33A. As described above, a reason for this is that it is possible to concentrate stress on the fourth depression 32A and form the end surfaces S3 and S4 with higher perpendicularity in cleaving. It is possible to form any of the fourth depression 32A, the hole 33A, and the fifth depression 34A by laser irradiation (laser scribing), for example. It is to be noted that although the laser scribing is desirable as a method of forming the fourth depression 32A, the hole 33A, and the fifth depression 34A, for ex-

ample, any other method such as cutting and etching may be used.

[Manufacturing Method]

[0034] A method of manufacturing the semiconductor light-emitting element 1 is described below. FIG. 5 illustrates a flow of a manufacturing process of the semiconductor light-emitting element 1.

[0035] First, the substrate 10 including GaN, for example, is prepared as a wafer (step S11). The semiconductor layer 20 including the nitride semiconductor is formed collectively on the substrate 10 by the epitaxial crystal growth method such as the MOCVD method, for example (step S12). At this time, it is possible to use, for example, trimethyl aluminum (TMA1), trimethylgallium (TMGa), trimethyl indium (TMIn), ammonia (NH₃), etc. as a raw material of the compound semiconductor, for example, monosilane (SiH₄) as a raw material of a donor impurity, and, for example, bis(cyclopentadienyl)magnesium (Cp₂Mg) as a raw material of an acceptor impurity. Thereafter, the projection 31 is formed. Specifically, the projection 31 is formed through removing a portion of the upper cladding layer of the semiconductor layer 20 by dry etching. After the insulating film including SiO₂ or the like is formed on the projection 31, the insulating film on an upper surface of the projection 31 is removed by a photolithography method and etching.

[0036] Subsequently, the substrate 10 is polished (thinned) and the electrodes (upper electrode 30 and the lower electrode) are formed (step S13). Thus, the substrate 10 is thinned from, for example, the thickness of about 400 μm or larger and 500 μm or smaller to about 100 μm or smaller, for example. It is to be noted that the electrodes may be formed after the substrate 10 is polished, or the substrate 10 may be polished after the upper electrode 30 is formed and thereafter the lower electrode may be formed on a back surface of the substrate 10. The upper substrate 30 is formed on the second surface S2 so as to cover the projection 31.

[0037] Next, the first depression 32 (the fourth depression 32A), the second depression 33 (hole 33A), and the third depression 34 (the fifth depression 34A) are formed by laser scribing (laser irradiation), for example (step S14). Specifically, as illustrated in FIG. 3 and FIG. 4, laser light irradiation is performed while scanning the laser along the X direction on the second surface S2 of the element substrate 1B to form the fourth depression 32A. In addition, as illustrated in FIG. 3 and FIG. 4, laser light irradiation is performed while scanning the laser along the X direction on the first surface S1 of the element substrate 1B to form the fifth depression 34A. Although either the fourth depression 32A or the fifth depression 34A may be formed first, the fourth depression 32A and the fifth depression 34A are desirably formed at positions facing each other. At this time, in a case where the stacking structure 2 has transparency, it is possible to see through the stacking structure 2 and visually recognize,

the fourth depression 32A (or the fifth depression 34A) that is formed first, from a side on which the first surface S1 (or the second surface S4) is located, which allows for alignment of the fourth depression 32A and the fifth depression 34A. Alternatively, it is possible to form the fourth depression 32A and the fifth depression 34A at the positions facing each other with reference to a formation pattern of the upper electrode 30 and the lower electrode formed on the element substrate 1B.

[0038] In contrast, the second depression 33 (the hole 33A) is formed, for example, after the fourth depression 32A and the fifth depression 34A are formed. However, order of forming these depressions is not particularly limited. The hole 33A may be formed before the fourth depression 32A and the fifth depression 34A are formed, or the hole 33A may be formed after the fourth depression 32A (or the fifth depression 34A) is formed and lastly the fifth depression 34A (or the fourth depression 32A) may be formed. Specifically, as illustrated in FIG. 3 and FIG. 4, it is possible to form the hole 33A penetrating through the stacking structure 2, by the laser light irradiation from a side on which the first surface S1 or the second surface S2 of the element substrate 1B is located.

[0039] A region corresponding to the fourth depression 32A and the hole 33A (a region along the extending direction of the edge e1) is a cleaving line of the element substrate 1B.

[0040] In this laser scribing, a laser that outputs a wavelength absorbable by a constituent material of the substrate 10, for example, is used. For example, in a case where a GaN substrate is used, a laser that outputs a wavelength near 350 nm is used. In addition, adjustment of laser irradiation conditions (such as power, irradiation time, and a spot diameter) makes it possible to control a width (a diameter), a depth, etc. of each of the fourth depression 32A, the fifth depression 34A, and the hole 33A.

[0041] Next, cleaving is performed to form the end surfaces S3 and S4 of the stacking structure 2 and separate the semiconductor light-emitting elements 1 (element regions 1A) (Step S15). At this time, the element substrate 1B is pressed along the extending direction (the X direction) of each of the fourth depression 32A and the fifth depression 34A formed on the element substrate 1B as a cleaving line L. FIG. 6A and FIG. 6B schematically illustrate an example of a cleaving method.

[0042] As illustrated in FIG. 6A and FIG. 6B, the element substrate 1B is fixed to a surface of an adhesive sheet 121, and covered by a PET film 122 to protect the element substrate 1B. The element substrate 1B sandwiched between the adhesive sheet 121 and the PET film 122 is placed on a pair of receiving blades 123, and thereafter the element substrate 1B is pressed using a blade 120. Accordingly, the element substrate 1B is cleaved along the cleaving line L. This cleaving is repeatedly performed on respective lines along the X direction between the element regions 1A illustrated in FIG. 3.

[0043] Thus, the end surfaces S3 and S4 are formed

and the plurality of semiconductor light-emitting elements 1 are obtained. The semiconductor light-emitting elements are arranged in a bar shape (arranged continuously along the X direction). After the multilayer reflection film is formed on the end surfaces S3 and S4 of the semiconductor light-emitting elements 1 arranged in the bar shape, regions between the elements along the Y direction are also scribed, and cleaved similarly as described above. The element substrate 1B is divided into the plurality of element regions 1A (the semiconductor light-emitting elements 1) in such a manner. Thus, the semiconductor light-emitting element 1 illustrated in FIG. 1 is completed.

[Workings and Effects]

[0044] In the semiconductor light-emitting element 1 according to the present embodiment, in a case where a predetermined voltage is applied between the upper electrode 30 and the lower electrode, an electric current is injected into the active layer 21 of the semiconductor layer 20, which results in light emission by recombination of electrons and holes. Light generated in the active layer 21 is repeatedly reflected on the end surfaces S3 and S4 which configure a pair of resonator mirrors, for example, and thereafter, the light is outputted with a predetermined oscillation wavelength λ from the light-emitting region 21A on the end surface S3 (laser oscillation occurs).

[0045] In the semiconductor light-emitting element 1, the end surfaces S3 and S4 as the resonator mirrors are formed by cleaving.

[0046] However, the end surfaces formed by cleaving may not be formed perpendicularly. Poor perpendicularity of the end surfaces may cause variation in a threshold current in each of the elements or reduce substantial reflectance. Alternatively, guided wave loss occurs to deteriorate characteristics such as the threshold current or slope efficiency. In particular, in a case where the semiconductor layer is crystal-grown on a semipolar plane, and cleaving is performed as with a case where the semiconductor layer is crystal-grown on a [0001] plane, for example, perpendicularity is susceptible to an influence of the [0001] plane that is a substrate crystal plane near each of the end surfaces. Thus, the end surfaces are not formed perpendicularly, thereby causing variation in the threshold current. As can be seen from the above, poor perpendicularity of the end surfaces reduces substantial reflectance, or results in guided wave loss, thereby easily deteriorating the characteristics such as the threshold current or the slope efficiency.

[0047] It is to be noted that the foregoing PTL1, for example, proposes the method of forming a scribed hole in a wafer where a semiconductor layer is crystal-grown on a semipolar plane of a substrate, and then cleaving the wafer. The scribed hole penetrates through the wafer. However, in the scribed hole, a scribed width (a length along a resonator length direction) viewed from a P plane increases. Variation in a length along a resonator direc-

tion occurs on a cross-section of the element divided with use of such a scribed hole. In other words, perpendicularity of the end surfaces formed by cleaving degrades.

[0048] In contrast to this, in the present embodiment, the first depression 32 is formed on at least a portion of the edge e1 adjacent to the second surface S2 of the stacking structure 2, and the second depression 33 is formed on the edge e2 extending along the thickness direction of the stacking structure 2. Providing the first depression 32 and the second depression 33 makes it easy to secure perpendicularity of the end surfaces S3 and S4. Specifically, it is possible to make the rate of crack propagation between elements constant by the second depression 33 (the hole 33A) while concentrating stress in cleaving on the first depression 32 (the fourth depression 32A), which makes it easy to form the end surfaces S3 and S4 perpendicularly. Moreover, it is possible to suppress unevenness of the end surfaces S3 and S4 and enhance flatness. This makes it possible to suppress deterioration in the threshold current, the slope efficiency, etc. of the semiconductor light-emitting element 1.

[0049] Further, in the present embodiment, providing the first depression 32 and the second depression 33 makes it easy to secure linearity of the cleaving line, which makes it easier to secure perpendicularity of the end surfaces S3 and S4.

[0050] Furthermore, in the present embodiment, providing the first depression 32 and the second depression 33 makes it possible to suppress occurrence of a fine break, as compared with a case where only the first depression 32 or only the second depression 33 is provided.

[0051] In addition, in the present embodiment, flatness of the end surfaces S3 and S4 is enhanced, which makes it possible to improve ESD (Electrostatic Discharge: electrostatic discharge) resistance or COD (Catastrophic Optical Damage: optical damage) resistance.

[0052] As described above, in the present embodiment, the first depression 32 is formed on at least a portion of the edge e1 adjacent to the second surface S2 of the stacking structure 2, and the second depression 33 is formed on the edge e2 extending along the thickness direction of the stacking structure 2. This makes it possible to secure perpendicularity of the end surfaces S3 and S4 and suppress deterioration in the threshold current, the slope efficiency, etc. of the semiconductor light-emitting element 1. It is also possible to suppress characteristic variation in each of the semiconductor light-emitting elements 1. Therefore, it is possible to suppress characteristic deterioration.

[0053] Next, description is given of modification examples of the foregoing embodiment. It is to be noted that components similar to those in the foregoing embodiment are denoted by same reference numerals, and description thereof is omitted where appropriate.

<Modification Examples 1-1 to 1-3>

[0054] FIG. 7 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 1-1. FIG. 8 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 1-2. FIG. 9 is a cross-sectional view of a configuration example of a semiconductor light-emitting element (the element region 1A) according to Modification Example 1-3. It is to be noted that FIG. 7 to FIG. 9 illustrate a state of the element substrate 1B (a state before cleaving).

[0055] Although the foregoing embodiment exemplifies the configuration in which the first depression 32 is adjacent to the second depression 33, the first depression 32 and the second depression 33 may not be adjacent. As in Modification Examples 1-1 to 1-3, the first depression 32 and the second depression 33 may be spaced apart (so as not to overlap each other). Moreover, as in Modification Examples 1-1 and 1-2, the first depression 32 may be provided only on a portion corresponding to one side (one of two regions sandwiching the light-emitting region 21A in between) of the light-emitting region 21A (not illustrated in FIG. 7 and FIG. 8).

[0056] As can be seen from the above, a forming position of the first depression 32 and the number of first depressions 32 are not particularly limited, and it is only necessary to provide the first depression 32 on at least a portion of the edge e1 adjacent to the second surface S2 of the stacking structure 2.

<Modification Example 2>

[0057] FIG. 10 is a plan view of a configuration example of a semiconductor light-emitting element according to Modification Example 2. FIG. 11 is a diagram illustrating a cross-sectional configuration of the semiconductor light-emitting element illustrated in FIG. 10. It is to be noted that FIG. 10 and FIG. 11 illustrate the state of the element substrate 1B (the state before cleaving).

[0058] Although the foregoing embodiment exemplifies the configuration in which the second depressions 33 are formed on the four edges e2 of the semiconductor light-emitting element 1 (at the four corners of the element region 1A), the second depressions 33 may be provided only on some of the four edges e2. In other words, in the element substrate 1B, a smaller number of second depressions 33 (the holes 33A) than that in the foregoing embodiment may be provided.

<Modification Examples 3-1 and 3-2>

[0059] FIG. 12 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 3-1. FIG. 13 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification

Example 3-2. It is to be noted that FIG. 12 and FIG. 13 illustrate the state of the element substrate 1B (the state before cleaving).

[0060] Although the foregoing embodiment exemplifies the case where the cross-sectional shape of the second depression 33 is the rectangular shape or the square shape, the cross-sectional shape of the second depression 33 is not limited thereto, and may be a trapezoidal shape or a triangular shape as in Modification Examples 3-1 and 3-2. In this case, in the element substrate 1B, as illustrated in FIG. 12 and FIG. 13, the second depression 33 (the hole 33A) is formed so as to have a diameter (a width) that gradually increases from the first surface S1 to the second surface S2. Laser light irradiation is performed in laser scribing while gradually increasing (or reducing) laser output to form one hole 33A, which makes it possible to form such a shape.

<Modification Examples 4-1 and 4-2>

[0061] FIG. 14 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 4-1. FIG. 15 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 4-2. It is to be noted that FIG. 14 and FIG. 15 illustrate the state of the element substrate 1B (the state before cleaving).

[0062] Although the foregoing embodiment exemplifies the case where the cross-sectional shapes of the first depression 32 and the third depression 34 are the rectangular shape or the square shape, the cross-sectional shapes of the first depression 32 and the third depression 34 are not limited thereto, and may be a trapezoidal shape or a triangular shape, as in Modification Examples 4-1 and 4-2. In other words, the first depression 32 and the third depression 34 may have a tapered shape (an inclined surface). Moreover, although not illustrated specifically, the respective cross-sectional shapes of the first depression 32 and the third depression 34 may be the same or different.

<Modification Examples 5-1 and 5-2>

[0063] FIG. 16 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 5-1. FIG. 17 is a cross-sectional view of a configuration example of a semiconductor light-emitting element according to Modification Example 5-2. It is to be noted that FIG. 16 and FIG. 17 illustrate the state of the element substrate 1B (state before cleaving).

[0064] Although the foregoing embodiment exemplifies the configuration in which the third depression 34 is provided continuously along the extending direction of the edge e3 on the side on which the first surface S1 is located, the third depression 34 may be provided only in a selective region of the edge e3, as in Modification Ex-

ample 5-1. In this case, as illustrated in FIG. 16, in the element substrate 1B, a plurality of third depressions 34 are discretely formed along the extending direction of the edge e3. Moreover, although the third depression 34 is spaced apart from the second depression 33 in the example in FIG. 16, the third depression 34 may be provided adjacent to the second depression 33.

[0065] Further, as in Modification Example 5-2, the third depression 34 may not be provided. As long as the first depression 32 and the second depression 33 are provided, it is possible to secure perpendicularity of the end surfaces S3 and S4.

[0066] Although the description has been given by referring to the embodiment and the modification examples, the present disclosure is not limited to the foregoing embodiment, etc., and may be modified in a variety of ways. It is to be noted that the effects described herein are merely illustrative. The effects of the present disclosure are not limited to those described herein. The present disclosure may further have any effects other than those described herein.

[0067] Moreover, the present disclosure may have the following configurations, for example.

(1) A semiconductor light-emitting element, including:

a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semiconductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region;

a first depression formed on at least a portion of a first edge adjacent to the second surface of the stacking structure; and
a second depression formed on a second edge extending along a thickness direction of the stacking structure.

(2) The semiconductor light-emitting element according to (1), in which the first depression is formed on a portion of the first edge, excluding a region corresponding to the light-emitting region.

(3) The semiconductor light-emitting element according to (1) or (2), in which the second depression is continuously formed from the first surface to the second surface of the stacking structure.

(4) The semiconductor light-emitting element according to any one of (1) to (3), further including a third depression on at least a portion of a third edge that is adjacent to the first surface of the stacking structure and faces the first edge.

(5) The semiconductor light-emitting element according to any one of (1) to (4), in which a length of the first depression along an extending direction of the first edge is larger than a length of the second

depression along the extending direction of the first edge.

(6) The semiconductor light-emitting element according to any one of (1) to (5), in which the first depression is provided on one or both of two regions sandwiching the light-emitting region of the semiconductor layer in between.

(7) The semiconductor light-emitting element according to any one of (1) to (6), in which the first depression is provided adjacent to the second depression.

(8) The semiconductor light-emitting element according to any one of (1) to (7), in which the first depression is spaced apart from the second depression.

(9) The semiconductor light-emitting element according to any one of (1) to (8), in which a cross-sectional shape of each of the first and second depressions is a square shape, a triangular shape, or a trapezoidal shape.

(10) The semiconductor light-emitting element according to any one of (1) to (9), in which the stacking structure has a rectangular parallelepiped shape, and has a first end surface including the light-emitting region and a second end surface facing the first end surface, and

the first edge is a portion corresponding to each of a side adjacent to the second surface and the first end surface, and a side adjacent to the second surface and the second end surface.

(11) The semiconductor light-emitting element according to any one of (1) to (10), in which the stacking structure has a rectangular parallelepiped shape, and has a first end surface including the light-emitting region and a second end surface facing the first end surface, and

the second edge extends along the thickness direction, and is a portion corresponding to one or both of two sides adjacent to each of the first and second end surfaces.

(12) The semiconductor light-emitting element according to (4), in which the stacking structure has a rectangular parallelepiped shape, and has a first end surface including the light-emitting region and a second end surface facing the first end surface, and

the third edge is a portion corresponding to each of a side adjacent to the first surface and the first end surface and a side adjacent to the first surface and the second end surface.

(13) The semiconductor light-emitting element according to any one of (1) to (12), in which the substrate has a semipolar plane.

(14) The semiconductor light-emitting element according to any one of (1) to (13), in which the stacking structure includes a group III nitride semiconductor.

(15) A method of manufacturing a semiconductor light-emitting element, the method including:

forming a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semiconductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region,
the forming of the stacking structure including forming a first depression on at least a portion of a first edge adjacent to the second surface of the stacking structure, and
forming a second depression on a second edge extending along a thickness direction of the stacking structure.

(16) The method of manufacturing the semiconductor light-emitting element according to (15), in which a plurality of element regions each corresponding to the stacking structure are formed on the substrate, and thereafter an end surface of the stacking structure is formed by cleaving, and
the cleaving includes
forming a fourth depression extending along one direction on at least a portion of regions between respective element regions of the second surface, forming a hole penetrating through the stacking structure on at least a portion of regions between the respective element regions, and
forming the end surface with use of a region corresponding to the fourth depression and the hole as a cleaving line.

(17) The method of manufacturing the semiconductor light-emitting element according to (16), in which the fourth depression and the hole are each formed by laser irradiation.

[0068] This application claims the benefit of Japanese Priority Patent Application No. 2016-146558 filed with the Japan Patent Office on July 26, 2016, the entire contents of which are incorporated herein by reference.

[0069] It should be understood that those skilled in the art could conceive various modifications, combinations, sub-combinations, and alterations depending on design requirements and other factors, insofar as they are within the scope of the appended claims or the equivalents thereof.

Claims

1. A semiconductor light-emitting element, comprising:

a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semicon-

ductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region;
a first depression formed on at least a portion of a first edge adjacent to the second surface of the stacking structure; and
a second depression formed on a second edge extending along a thickness direction of the stacking structure.

2. The semiconductor light-emitting element according to claim 1, wherein the first depression is formed on a portion of the first edge, excluding a region corresponding to the light-emitting region.

3. The semiconductor light-emitting element according to claim 1, wherein the second depression is continuously formed from the first surface to the second surface of the stacking structure.

4. The semiconductor light-emitting element according to claim 1, further comprising a third depression on at least a portion of a third edge that is adjacent to the first surface of the stacking structure and faces the first edge.

5. The semiconductor light-emitting element according to claim 1, wherein a length of the first depression along an extending direction of the first edge is larger than a length of the second depression along the extending direction of the first edge.

6. The semiconductor light-emitting element according to claim 1, wherein the first depression is provided on one or both of two regions sandwiching the light-emitting region of the semiconductor layer in between.

7. The semiconductor light-emitting element according to claim 1, wherein the first depression is provided adjacent to the second depression.

8. The semiconductor light-emitting element according to claim 1, wherein the first depression is spaced apart from the second depression.

9. The semiconductor light-emitting element according to claim 1, wherein a cross-sectional shape of each of the first and second depressions is a square shape, a triangular shape, or a trapezoidal shape.

10. The semiconductor light-emitting element according to claim 1, wherein
the stacking structure has a rectangular parallelepiped shape, and has a first end surface including the light-emitting region and a second end surface facing the first end surface, and
the first edge is a portion corresponding to each of


a side adjacent to the second surface and the first end surface, and a side adjacent to the second surface and the second end surface.

11. The semiconductor light-emitting element according to claim 1, wherein the stacking structure has a rectangular parallelepiped shape, and has a first end surface including the light-emitting region and a second end surface facing the first end surface, and the second edge extends along the thickness direction, and is a portion corresponding to one or both of two sides adjacent to each of the first and second end surfaces. 5
12. The semiconductor light-emitting element according to claim 4, wherein the stacking structure has a rectangular parallelepiped shape, and has a first end surface including the light-emitting region and a second end surface facing the first end surface, and the third edge is a portion corresponding to each of a side adjacent to the first surface and the first end surface and a side adjacent to the first surface and the second end surface. 10 20 25
13. The semiconductor light-emitting element according to claim 1, wherein the substrate has a semipolar plane. 30
14. The semiconductor light-emitting element according to claim 1, wherein the stacking structure includes a group III nitride semiconductor. 35
15. A method of manufacturing a semiconductor light-emitting element, the method comprising:
 - forming a stacking structure having a substrate and a semiconductor layer between a first surface and a second surface that face each other in order from a side on which the first surface is located, the substrate including a compound semiconductor, and the semiconductor layer being crystal-grown on the substrate and including a light-emitting region, 40
 - the forming of the stacking structure including forming a first depression on at least a portion of a first edge adjacent to the second surface of the stacking structure, and 45
 - forming a second depression on a second edge extending along a thickness direction of the stacking structure. 50
16. The method of manufacturing the semiconductor light-emitting element according to claim 15, wherein a plurality of element regions each corresponding to the stacking structure are formed on the substrate, and thereafter an end surface of the stacking struc- 55


ture is formed by cleaving, and the cleaving includes forming a fourth depression extending along one direction on at least a portion of regions between respective element regions of the second surface, forming a hole penetrating through the stacking structure on at least a portion of regions between the respective element regions, and forming the end surface with use of a region corresponding to the fourth depression and the hole as a cleaving line.

17. The method of manufacturing the semiconductor light-emitting element according to claim 16, wherein the fourth depression and the hole are each formed by laser irradiation.


[FIG. 1]




[FIG. 2]




[FIG. 3]




[FIG. 4]




[FIG. 5]




[FIG. 6A]




[FIG. 6B]




[FIG. 7]




[FIG. 8]




[FIG. 9]




[FIG. 10]




[FIG. 11]




[FIG. 12]




[FIG. 13]




[FIG. 14]




[FIG. 15]



[FIG. 16]



[FIG. 17]



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2017/018846

A. CLASSIFICATION OF SUBJECT MATTER

H01S5/343(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01S5/00-5/50, H01L21/304, H01L21/78

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho 1922-1996 Jitsuyo Shinan Toroku Koho 1996-2017

Kokai Jitsuyo Shinan Koho 1971-2017 Toroku Jitsuyo Shinan Koho 1994-2017

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2011-146653 A (Sumitomo Electric Industries, Ltd.), 28 July 2011 (28.07.2011), paragraphs [0031], [0037]; fig. 1, 5 to 6, 8 & US 2011/0176569 A1 paragraphs [0050], [0056]; fig. 1, 5 to 6, 8 & WO 2011/086756 A1 & EP 2528175 A1 & KR 10-2011-0106838 A & CN 102341977 A	1-17
Y	JP 2011-029224 A (Panasonic Corp.), 10 February 2011 (10.02.2011), paragraph [0052]; fig. 8 (Family: none)	1-17

☒ Further documents are listed in the continuation of Box C.
 ☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier application or patent but published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search
06 June 2017 (06.06.17)Date of mailing of the international search report
13 June 2017 (13.06.17)Name and mailing address of the ISA/
Japan Patent Office
3-4-3, Kasumigaseki, Chiyoda-ku,
Tokyo 100-8915, Japan

Authorized officer

Telephone No.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2017/018846

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 2015-159193 A (Sony Corp.), 03 September 2015 (03.09.2015), paragraphs [0019] to [0020], [0039]; fig. 2, 9 (Family: none)	4, 12
A	JP 2011-258717 A (Sumitomo Electric Industries, Ltd.), 22 December 2011 (22.12.2011), fig. 1 & US 2011/0300653 A1 fig. 1 & WO 2011/155093 A1 & EP 2581997 A1 & CN 102934301 A	1-17
A	JP 2010-199139 A (Nichia Chemical Industries, Ltd.), 09 September 2010 (09.09.2010), fig. 1 to 2 (Family: none)	1-17
A	JP 2015-231021 A (Mitsubishi Electric Corp.), 21 December 2015 (21.12.2015), fig. 1 to 5 & US 2015/0357789 A1 fig. 1 to 5	1-17
A	JP 2009-099681 A (Shinko Electric Industries Co., Ltd.), 07 May 2009 (07.05.2009), paragraphs [0021], [0023], [0034]; fig. 1 to 4 & US 2009/0098712 A1 paragraphs [0049], [0051], [0069]; fig. 1 to 4 & EP 2051297 A2 & KR 10-2009-0038358 A	1-17

Form PCT/ISA/210 (continuation of second sheet) (January 2015)

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 2011146653 A [0004]
- JP 2016146558 A [0068]