

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 February 2003 (06.02.2003)

PCT

(10) International Publication Number
WO 03/010657 A3

(51) International Patent Classification⁷: **G06F 9/38**,
9/30, 9/318

(21) International Application Number: PCT/US02/22943

(22) International Filing Date: 19 July 2002 (19.07.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/916,142 25 July 2001 (25.07.2001) US

(71) Applicant: **QUICKSILVER TECHNOLOGY, INC.**
[US/US]; 6640 Via Del Oro, San Jose, CA 95119 (US).

(72) Inventor: **HOGENAUER, Eugene, B.**; 93 Hilltop Drive,
San Carlos, CA 94070 (US).

(74) Agents: **SAWYER, Joseph, A., Jr.** et al.; Sawyer Law
Group LLP, P.O. Box 51418, Palo Alto, CA 94303 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN,
YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK,
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

(88) Date of publication of the international search report:
30 May 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD AND SYSTEM FOR ENCODING INSTRUCTIONS FOR A VLIW THAT REDUCES INSTRUCTION MEMORY REQUIREMENTS

(57) Abstract: Aspects of a method and system for encoding instructions as a very long instruction word for processing in a plurality of computational units that reduces instruction memory requirements in a processing system are described. The aspects include determining at which stages of instruction processing that an instruction code needs to be executed. Further, an enable signal of the instruction code is utilized to direct execution during the determined stages by controlling storage operations for the instruction code.



WO 03/010657 A3

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/22943

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G06F9/38 G06F9/30 G06F9/318

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 886 210 A (MATSUSHITA ELECTRIC IND CO LTD) 23 December 1998 (1998-12-23) column 2, line 5 - line 46; figures 2A-2D --- -/--	1-17

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

23 October 2002

Date of mailing of the international search report

04/11/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Thibaudeau, J

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/22943

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	CONTE T M ET AL: "Instruction fetch mechanisms for VLIW architectures with compressed encodings" PROCEEDINGS OF THE 29TH. ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE. MICRO-29. PARIS, DEC. 2 - 4, 1996, PROCEEDINGS OF THE ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE. (MICRO), LOS ALAMITOS, IEEE COMP. SOC. PRESS, U, vol. SYMP. 29, 2 December 1996 (1996-12-02), pages 201-211, XP010206097 ISBN: 0-8186-7641-8 the whole document ----	1-17
A	US 5 600 810 A (OHKAMI TAKAHIDE) 4 February 1997 (1997-02-04) column 2, line 50 - column 3, line 9 ----	1-17
A	EP 0 768 602 A (MATSUSHITA ELECTRIC IND CO LTD) 16 April 1997 (1997-04-16) column 2, line 24 - line 36 ----	1-17
A	US 5 515 519 A (KASHIWAGI YUGO ET AL) 7 May 1996 (1996-05-07) column 2, line 21 - line 41 ----	1-17
A	CONTE T M ET AL: "Dynamic rescheduling: a technique for object code compatibility in VLIW architectures" MICROARCHITECTURE, 1995., PROCEEDINGS OF THE 28TH ANNUAL INTERNATIONAL SYMPOSIUM ON ANN ARBOR, MI, USA 29 NOV.-1 DEC. 1995, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 29 November 1995 (1995-11-29), pages 208-218, XP010151027 ISBN: 0-8186-7351-6 the whole document -----	1-17

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/22943

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0886210	A	23-12-1998	JP 11007387 A	12-01-1999
			CN 1208197 A	17-02-1999
			EP 0886210 A2	23-12-1998
			US 6085306 A	04-07-2000
			US 2002129223 A1	12-09-2002
			US 2002144084 A1	03-10-2002
			US 6397319 B1	28-05-2002
US 5600810	A	04-02-1997	JP 8241200 A	17-09-1996
EP 0768602	A	16-04-1997	EP 0768602 A2	16-04-1997
			JP 2880459 B2	12-04-1999
			JP 9167093 A	24-06-1997
			US 5774737 A	30-06-1998
US 5515519	A	07-05-1996	JP 6274352 A	30-09-1994