




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>5</sup> : G06F 9/00, 1/00, 12/00 G06F 13/00</p>	<p>A1</p>	<p>(11) International Publication Number: <b>WO 90/15383</b>  (43) International Publication Date: 13 December 1990 (13.12.90)</p>
<p>(21) International Application Number: PCT/US90/02998 (22) International Filing Date: 1 June 1990 (01.06.90)  (30) Priority data: 360,357 2 June 1989 (02.06.89) US  (71) Applicant: ATARI CORPORATION [US/US]; 1196 Borregas Avenue, Sunnyvale, CA 94086 (US).  (72) Inventors: NELSON, Craig ; 707 Leahy, No. 322, Redwood City, CA 94061 (US). SOLIS, Javier ; 3845 Pruneridge Avenue, Santa Clara, CA 95051 (US). NEEDLE, David, L. ; 2981 Northwood Drive, Alameda, Ca 94501 (US). KELLER, Glenn ; 16433 Peacock Lane, Los Gatos, CA 95032 (US).</p>		<p>(74) Agents: CHICKERING, Robert, B. et al.; Flehr, Hohbach, Test, Albritton &amp; Herbert, Four Embarcadero Center, Suite 3400, San Francisco, CA 94111-4187 (US).  (81) Designated States: AT (European patent), AU, BB, BE (European patent), BF (OAPI patent), BG, BJ (OAPI patent), BR, CA, CF (OAPI patent), CG (OAPI patent), CH (European patent), CM (OAPI patent), DE (European patent)*, DK (European patent), ES (European patent), FI, FR (European patent), GA (OAPI patent), GB (European patent), HU, IT (European patent), JP, KP, KR, LK, LU (European patent), MC, MG, ML (OAPI patent), MR (OAPI patent), MW, NL, NL (European patent), RO, SD, SE (European patent), SN (OAPI patent), SU, TD (OAPI patent), TG (OAPI patent).  <b>Published</b> <i>With international search report.</i></p>

(54) Title: SYSTEM AND METHOD FOR PREDICTING CPU ADDRESSES



(57) Abstract

A system (60) for predicting CPU addresses includes a CPU (34) connected by bus (62) to page mode address predicting circuit (64). The page mode address predicting circuit (64) is connected to memory arbitration circuits (66) by bus (68). The memory arbitration circuits (66) are connected to RAM (42) by address, data and control busses (44, 46 and 48). The CPU (34), page mode address predicting circuit (64) and the memory arbitration circuits (66) are contained in a microprocessor integrated circuit (32). The page mode predicting circuit (64) examines signals from the CPU (34) to be supplied to the data bus (46) at the time of a SYNC pulse. This operation results in examination of the first byte of a CPU instruction to determine how many of the following memory accesses will be able to be carried out in high speed mode. If it is determined that the next memory access will be able to be carried out in the high speed mode, then the next memory cycle is performed using a high speed access mode of the RAM (42), e.g., page mode access.

\* See back of page

## DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

### *FOR THE PURPOSES OF INFORMATION ONLY*

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
AU	Australia	FI	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Fasso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
DE	Germany, Federal Republic of	LU	Luxembourg	TG	Togo
DK	Denmark			US	United States of America

## SYSTEM AND METHOD FOR PREDICTING CPU ADDRESSES

## BACKGROUND OF THE INVENTION

1. Field of the Invention:

5 The present invention relates generally to a system and method that allows page mode addressing to be retrofit to existing microprocessors that were designed without page mode addressing. More particularly, it relates to such a system and method that will predict central processing unit (CPU) memory accesses to addresses that  
10 can be accessed in a high speed mode. Most especially, it relates to such a system and method which does not require the use of higher speed hardware than other parts of the CPU and memory system. The invention further relates to a graphics display system incorporating a system and method  
15 for predicting CPU addresses.

2. Description of the Prior Art:

Most data processing CPUs access memory in a sequential fashion. A sequential memory access in which the address of memory used for the access is either  
20 immediately above or immediately below the address of memory used in the preceding access.

Memory systems typically operate in both normal modes and high speed modes. Common high speed modes are page mode access and nybble mode access for ordinary dynamic  
25 random access memory (DRAM) and serial port access for

dual port (Video RAM) memory systems. Since the high speed modes are typically twice as fast as the normal access mode, significant system performance improvements can be obtained if the high speed modes can be used for most accesses.

State of the art microprocessors typically incorporate CPUs with a type of sequential operation detector built into them. The fetching of instructions may require more than one memory access per instruction. These accesses are almost always sequential in nature. Previous sequential operation detectors used comparators of the current address and the previous address to detect sequentiality, or in some cases, inclusion in the same memory page. Such implementations require high speed hardware, usually higher speed than any other part of the CPU-memory system and can only be used on a CPU that provides the next address early enough in a cycle to allow for a decision soon enough for any actual system performance improvement. However, earlier microprocessor designs do not incorporate this sequential operation detection capability. If a way could be provided to retrofit this capability to existing microprocessor designs, the result would be a significant performance improvement with such microprocessors, while allowing use of the massive volumes of software and trained designers that are available for popular existing microprocessor designs.

#### SUMMARY OF THE INVENTION

Accordingly, it is an object of this invention to provide a system and method for predicting CPU memory accesses able to be carried out in high speed mode that can be retrofit to existing microprocessor designs.

It is another object of the invention to provide such a system and method that does not require the use of hardware that is higher speed than other parts of a CPU-

memory system.

It is a further object of the invention to provide a system and method that predicts whether the next memory access can be carried out in high speed mode in advance of knowledge by the CPU of the next address for a memory access.

It is still another object of the invention to provide a graphics display system that provides real time, perspective, color graphics with realistic motion incorporating such a system and method for predicting CPU accesses.

It is a still further object of the invention to provide such a graphics display system in the form of a hand held unit.

The attainment of these and related objects may be achieved through use of the novel system and method for predicting CPU addresses herein disclosed. A system for predicting CPU addresses in accordance with this invention has a processing unit and a random access memory connected to supply data and instructions to the processing unit. The random access memory is accessible by the processing unit in a high speed mode and in a lower speed mode. A means is connected between the processing unit and the random access memory for predicting if a subsequent memory access by the CPU is to an address that is able to be accessed in a high speed mode. Often such accesses are to a sequential address to an address of a current memory access, but they can also be to the same address, to a previous adjacent address, or to a non-sequential address on the same memory page. The processing unit is responsive to the means for predicting an address to carry out the subsequent memory access in the high speed mode if the address of the subsequent memory access is able to be carried out in high speed mode.

A method for predicting CPU memory addressing in

accordance with the invention includes supplying data and instructions to a processing unit. A random access memory is accessed in a high speed mode and in a lower speed mode. A subsequent memory access is predicted if it is to an address that can be accessed in high speed mode. The subsequent memory access is carried out in the high speed mode if the address of the subsequent memory access is able to be carried out in that mode, for example, sequential to the address of the current memory access.

The attainment of the foregoing and related objects, advantages and features of the invention should be more readily apparent to those skilled in the art, after review of the following more detailed description of the invention, taken together with the drawings, in which:

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a perspective view of a system in which the present invention is useful.

Figure 2 is a block diagram of the system shown in Figure 1.

Figure 3 is a block diagram of a system for predicting CPU addresses in accordance with the invention.

Figure 4 is a circuit schematic of a portion of the system of Figure 3.

Figure 5 is an operation code table useful for understanding operation of the invention.

#### DETAILED DESCRIPTION OF THE INVENTION

Turning now to the drawings, more particularly to Figure 1, there is shown a hand held electronic game system 10 which utilizes the present invention to provide a sufficient enhancement of microprocessor operation so that a conventional 6502 type microprocessor can be used to provide real time apparent three-dimensional, i.e., apparent perspective, graphics for a color liquid crystal display 12 used in the system 10. The system 10 includes

- 5 -

conventional controls 14 and redundant sets 16 of buttons for firing weapons and similar functions. In use, the game system is grasped by handles 18 and 20 in the left and right hands, respectively, in the orientation shown.

5 The redundant sets 16 of buttons allow the system 10 to be inverted for left hand operation of the buttons. When this is done, the orientation of the images on the display is flipped, so that it appears right side up when the sets 16 of buttons are on the left side of the system 10.

10 Those skilled in the art of graphics processing will appreciate the demanding processing requirements for presenting real time, apparent perspective, color graphics with realistic motion on the display 12. In fact, most personal computers are unable to present such realistic,  
15 perspective graphics with rapid enough motion to make games interesting. Usually, only arcade games presently have such capability. This is why the displays for most personal computer based video games are crude and are only two-dimensional, i.e., they lack perspective.  
20 Conventional hand held electronic games have even cruder, monochrome graphics. The system 10 is even more remarkable in that the real time, apparent perspective, color graphics with realistic motion are achieved by using a conventional 6502 type microprocessor, an early  
25 microprocessor design that has been available since the late 1970s. The system and method for predicting CPU addresses of this invention is one of the techniques used in the system 10 to enhance the performance of the 6502 microprocessor so that it is able to handle the graphics  
30 processing for the system 10.

Figure 2 is a block diagram of electronics 30 for the system 10. A custom microprocessor integrated circuit 32 includes a standard 65C02 microprocessor CPU cell 34 and on chip interface and support circuits. The integrated  
35 circuit 32 is connected by a control bus 36 to a custom sprite engine integrated circuit 38, which also includes

switch reader circuits for the switches 14 and 16 and read only memory (ROM) reader circuits for the ROM reader 40, included in the sprite engine integrated circuit 38 due to pin limitations on the microprocessor integrated circuit 32.

The integrated circuit 32 is connected to a 64K x 8 random access memory (RAM) 42 by 8-bit address and data busses 44 and 46 and by a 3-bit RAM control bus 48. The RAM 42 houses the video buffer(s) and collision buffer in addition to the game software. The RAM 42 has a 120 nanosecond row address strobe (RAS) access time and 60 nanosecond page mode column address strobe (CAS) access time. This allows a 250 ns (4 MegaHertz) page mode memory access rate and a 312 ns (3.2 MHz) normal memory access rate. Thus, the ability to use page mode memory accesses provided by the present invention substantially increases the speed of memory accesses. With a higher speed processor, more impressive memory access speed increases may be achieved.

The microprocessor integrated circuit 32 is connected to the liquid crystal display (LCD) 12 by a 4-bit video data bus 50 and an 11-bit video control bus 52. The LCD has a resolution of 160 horizontal color pixels by 102 vertical color pixels. The column drivers for the display 12 can generate 16 levels of intensity for each pixel, resulting in a palette of 4,096 colors. For purposes of this application, the remaining elements shown in Figure 2 are conventional in nature, and they therefore will not be described further.

Figure 3 shows a system 60 for predicting CPU address which is contained in the electronics 30 of Figure 2. The CPU 34 is connected by bus 62 to page mode address predicting circuit 64. The page mode address predicting circuit 64 is connected to memory arbitration circuits 66 by bus 68. The memory arbitration circuits 66 are connected to RAM 42 by address, data and control busses



44, 46 and 48. The CPU 34, page mode address predicting circuit 64 and the memory arbitration circuits 66 are contained in the microprocessor integrated circuit 32. For the 65C02 CPU 34, the page mode predicting circuit 64 examines signals from the CPU 34 to be supplied to the data bus 46 at the time of a SYNC pulse for line 70 (Figure 2). For other microprocessors, similar signals would be examined. For example, in the case of an 8080 type microprocessor, signals on three status lines and the data bus are examined. This operation results in examination of the first byte of a CPU instruction to determine how many of the following memory accesses will be able to be accessed in high speed mode. Two predictions are made: high speed access within this instruction, and high speed access through the first access of the next instruction. Either or both may be implemented. If it is predicted that the next memory access will be able to be in the high speed mode, then the next memory cycle is performed using one of the high speed access modes of the RAM 42, i.e., page mode access or nybble mode access. Since the high speed modes are substantially faster than the normal access mode, and since sequential operation can typically be used for 75 percent of the CPU cycles, significant system performance improvements can be realized.

Figure 4 shows details of the page mode predicting circuit 64. A NOR gate 80 receives data line D0 and D1 inputs and supplies its output on lines 82 and 84 to NAND gates 86 and 88. The other inputs to NAND gate 86 are the  $\overline{D2}$ ,  $\overline{D4}$  and  $\overline{D7}$  data lines. The output of NAND gate 86 is supplied on line 90 to NAND gate 92. The other inputs to NAND gate 88 are the  $\overline{D7}$ ,  $\overline{D5}$ ,  $\overline{D3}$ , and D2 data lines. The output of NAND gate 88 is supplied on line 94 as an input to NAND gate 92. Data lines D6, D4,  $\overline{D2}$ , and D1 supply inputs to NAND gate 96. The output of NAND gate 96 is supplied to NAND gate 92 on line 98. Data lines D0 and D1

supply inputs to NAND gate 100. The output of NAND gate 100 is supplied to NAND gate 92 on line 102. The data lines D0 and D1 also supply inputs to OR gate 104, the output of which is supplied on line 106 as one input to  
5 NAND gate 108. The other inputs to NAND gate 108 are supplied by the D4,  $\overline{D3}$  and  $\overline{D2}$  data lines. The output of NAND gate 108 is supplied to NAND gate 92 on line 110. Data lines  $\overline{D4}$ ,  $\overline{D3}$  and D2 supply inputs to NAND gate 112, the output of which is supplied on line 114 to NAND gate  
10 92. The output of NAND gate 92 on line 116 establishes whether the next two or three memory accesses will be able to be carried out in high speed mode. A high output on line 116 means that the next memory access is able to be carried out in high speed mode, and a low output on  
15 line 116 means that the next two memory accesses are able to be carried out in high speed mode. The circuit 64 gives one output line that predicts whether the following one or two cycles can be page mode. By reading the data lines when the status line (providing the SYNC pulse) is  
20 high, the circuit obtains the needed inputs to make the prediction.

In the 6502 microprocessor, the second step of each instruction is to increment the program counter (PC) by 1, which means that the next access for each new instruction  
25 is always sequential. Many of the instructions also have a second high speed access. Figure 5 is a table showing hexadecimal codes for each instruction. All instructions except those enclosed in dotted lines have a second sequential access. The page mode address predictor 64  
30 examines the hex codes for each instruction (in binary coded form) on the data bus and produces its output to indicate the category of each instruction, thus predicting high speed accesses for the next or the next two cycles.

Depending on the relative performance speed of the  
35 microprocessor used and memory access times, the predictions can either be used to actually fetch the data

from the sequential addresses in advance of the cycle in which it is required, or to tell the microprocessor to use a high speed access mode from the RAM, such as page mode. In the case of the 6502 microprocessor and the memory access times given above, the latter approach is sufficient to gain the above performance advantage. Given a higher microprocessor performance relative to memory access time, advance fetching would be appropriate.

There are three exceptions to the above operation that must be handled. If sequential addresses have a page boundary between them, a page fault will be generated when a page mode access is attempted. In that case, the microprocessor 34 ignores the output of the page mode address predictor 64 and carries out a normal memory access. Similarly, normal memory accesses are carried out in the case of an interrupt request (IRQ) instruction or a non-maskable interrupt (NMI) instruction. The latter instruction only occurs during debugging.

It should now be readily apparent to those skilled in the art that a novel system and method for predicting CPU addresses capable of achieving the stated objects of the invention has been provided. The system and method predicts high speed mode CPU memory accesses and can be retrofit to existing microprocessor designs. The system and method does not require the use of hardware that is higher speed than other parts of a CPU-memory system. The system and method predicts the high speed mode access capability of the next memory access in advance of knowledge by the CPU of the next address for a memory access. The system and method can be used to give a graphics display system that provides real time, pseudo-perspective, color graphics with realistic motion. The graphics display system can be provided in the form of a hand held unit.

It should further be apparent to those skilled in the art that various changes in form and details of the

- 10 -

invention as shown and described may be made. It is intended that such changes be included within the spirit and scope of the claims appended hereto.

- 11 -

## WHAT IS CLAIMED IS:

1. A system for predicting processing unit memory addressing, which comprises a processing unit, a random access memory connected to supply data and instructions to said processing unit, said random access memory being accessible by said processing unit in a high speed mode and in a lower speed mode, means connected between said processing unit and said random access memory for predicting if a subsequent memory access by said processing unit is to an address that can be accessed in the high speed mode, said processing unit being responsive to said means for predicting the high speed mode access to carry out the subsequent memory access in the high speed mode if the address of the subsequent memory access is to an address able to be accessed in the high speed mode.

2. The system for predicting processing unit memory addressing of Claim 1 in which the high speed mode is page mode accessing.

3. The system for predicting processing unit memory addressing of Claim 1 in which said means for predicting the high speed mode access receives at least one status signal and data signals from said processing unit, the data signals being coincident with the status signal, for predicting the high speed mode access address.

4. The system for predicting processing unit memory addressing of Claim 3 in which the status signal is a synchronizing signal.

5. The system for predicting processing unit memory addressing of Claim 1 in which said processing unit is connected to supply graphics signals to a display, said processing unit being under control of a program to provide real time, apparent perspective, moving, color

images on said display.

5 6. A hand held system for providing real time, apparent perspective, moving, color images, which comprises a housing dimensioned and configured to be held by a user, a display on a surface of said housing visible to the user when holding said housing, controls on said housing for operating said system, said system including a processing unit, a random access memory connected to supply data and instructions to said processing unit, said random access memory being accessible by said processing unit in a high speed mode and in a lower speed mode, means connected between said processing unit and said random access memory for predicting if a subsequent memory access by said processing unit is to an address able to be accessed in the high speed mode, said processing unit being responsive to said means for predicting the high speed mode access to carry out the subsequent memory access in the high speed mode if the address of the subsequent memory access is able to be accessed in the high speed mode.

25 7. The system for providing real time, apparent perspective, moving, color images of Claim 6 in which the high speed mode is page mode accessing.

30 8. The system for providing real time, apparent perspective, moving, color images of Claim 6 in which said means for predicting the high speed mode accesses receives at least one status signal and data signals from said processing unit, the data signals being coincident with the status signal, for predicting the high speed mode access.

35 9. The system for providing real time, apparent perspective, moving, color images of Claim 8 in which the

- 13 -

status signal is a synchronizing signal.

5 10. A method for predicting processing unit memory  
addressing, which comprises supplying data and  
instructions to a processing unit, accessing a random  
access memory in a high speed mode and in a lower speed  
mode, predicting if a subsequent memory access is to a an  
address which can be accessed in the high speed mode, and  
carrying out the subsequent memory access in the high  
10 speed mode if the address of the subsequent memory access  
is able to be carried out in the high speed mode.

15 11. The method for predicting processing unit memory  
addressing of Claim 10 in which the high speed mode is  
page mode accessing.

20 12. The method for predicting processing unit memory  
addressing of Claim 10 in which the high speed mode access  
is predicted by receiving at least one status signal and  
data signals from the processing unit, the data signals  
being coincident with the status signal, and analyzing the  
data signals.

25 13. The method for predicting processing unit memory  
addressing of Claim 12 in which the status signal is a  
synchronizing signal.

30 14. The method for predicting processing unit memory  
addressing of Claim 10 in which the processing unit is  
connected to supply graphics signals to a display, the  
memory accesses being used to provide real time, apparent  
perspective, moving, color images on the display.




FIG. - 1






FIG.-2




FIG.-4




FIG.-3



MICROPROCESSOR OP CODE TABLE

S	D	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	BRK	DR A Ind.X		DR A zpg		TSB* zpg	DR A zpg	ASL zpg	RMB0* zpg	PHP	DR A Imm	ASL A		TSB* abs	DR A abs	ASL abs	BBR0* zpg
1	BPL rel	DR A Ind.Y	DR A (zpg)	DR A zpg.X		TRB* zpg	DR A zpg.X	ASL zpg	RMB1* zpg	CLC	DR A abs.Y	INA* A		TRS* abs	DR A abs.X	ASL abs.X	BBR1* zpg
2	JSR abs	AND Ind.X		AND zpg		BIT zpg	AND zpg	ROL zpg	RMB2* zpg	PHP	AND Imm	ROL A		BIT abs	AND abs	ROL abs	BBR2* zpg
3	BMI rel	AND Ind.Y	AND (zpg)	AND zpg.X		BIT* zpg.X	AND zpg.X	ROL zpg.X	RMB3* zpg	SEC	AND abs.Y	DEA* A		BIT* abs.X	AND abs.X	ROL abs.X	BBR3* zpg
4	RTI	EOR Ind.X		EOR zpg			EOR zpg	LSR zpg	RMB4* zpg	PHA	EOR Imm	LSR A		JMP abs	EOR abs	LSR abs	BBR4* zpg
5	BVC rel	EOR Ind.Y	EOR (zpg)	EOR zpg.X			EOR zpg.X	LSR zpg.X	RMB5* zpg	CLI	EOR abs.Y	PHY* A			EOR abs.X	LSR abs.X	BBR5* zpg
6	RTS	ADC Ind.X		ADC zpg		STZ* zpg	ADC zpg	ROR zpg	RMB6* zpg	PLA	ADC Imm	ROR A		JMP (abs)	ADC abs	ROR abs	BBR6* zpg
7	BVS rel	ADC Ind.Y	ADC (zpg)	ADC zpg.X		STZ* zpg.X	ADC zpg.X	ROR zpg.X	RMB7* zpg	SEI	ADC abs.Y	PLY* A		JMP abs.(Ind.X)	ADC abs.X	ROR abs.X	BBR7* zpg
8	BRA rel	STA Ind.X		STA zpg		STY zpg	STA zpg	STX zpg	SMB0* zpg	DEY	BIT Imm	TXA		STY abs	STA abs	STX abs	BBR8* zpg
9	BCC rel	STA Ind.Y	STA (zpg)	STA zpg.X		STY zpg.X	STA zpg.X	STX zpg.Y	SMB1* zpg	TYA	STA abs.Y	TXS		STZ* abs	STA abs.X	STZ* abs.X	BBR9* zpg
A	LDY Imm	LDA Ind.X	LDA Imm	LDA zpg		LDY zpg	LDA zpg	LDX zpg	SMB2* zpg	TAY	LDA Imm	TAX		LDY abs	LDA abs	LDX abs	BBR10* zpg
B	BCS rel	LDA Ind.Y	LDA (zpg)	LDA zpg.X		LDY zpg.X	LDA zpg.X	LDX zpg.Y	SMB3* zpg	CLV	LDA abs.Y	TSX		LDY abs.X	LDA abs.X	LDX abs.X	BBR11* zpg
C	CPY Imm	CMP Ind.X		CMP zpg		CPY zpg	CMP zpg	DEC zpg	SMB4* zpg	INY	CMP Imm	DEX		CPY abs	CMP abs	DEC abs	BBR12* zpg
D	BNE rel	CMP Ind.Y	CMP (zpg)	CMP zpg.X			CMP zpg.X	DEC zpg.X	SMB5* zpg	CLD	CMP abs.Y	PHX* A			CMP abs.X	DEC abs.X	BBR13* zpg
E	CPX Imm	SBC Ind.X		SBC zpg		CPX zpg	SBC zpg	INC zpg	SMB6* zpg	INX	SBC Imm	NOP		CPX abs	SBC abs	INC abs	BBR14* zpg
F	BEQ rel	SBC Ind.Y	SBC (zpg)	SBC zpg.X			SBC zpg.X	INC zpg.X	SMB7* zpg	SED	SBC abs.Y	PLX* A			SBC abs.X	INC abs.X	BBR15* zpg
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

FIG. 5

# INTERNATIONAL SEARCH REPORT

International Application No **PCT/US90/02998**

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>3</sup>		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC (5) : G06F 9/00 1/00, 12/00, 13/00		
U.S. CI : 364/200		
<b>II. FIELDS SEARCHED</b>		
Minimum Documentation Searched <sup>4</sup>		
Classification System	Classification Symbols	
U.S.	364/200,900; 273/313	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>5</sup>		
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT</b> <sup>14</sup>		
Category *	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>
Y	US,A 4,727,491 (CULLEY) 23 February 1988 Note entire patent; Figures 1,6B,9 and 10; Elements 2,13,14,16,18 36 Col. 1 Lines 9-14,26-27,54-58; Col. 3 Lines 1-9,20-22,26-45; Col. 4 Lines 64-65; Col. 5 Lines 11-14,27-38,41; Col. 6 Lines 58-62; Col. 7 Lines 6,14-15,61-68; Col. 8 Lines 1-15; Col. 9 Lines 3-5,41,57; Col. 11 Line 29; Col. 14 Lines 23-51; Col. 23 Lines 48-61; Col. 24 Lines 46-61.	1-4,6-13
Y	US,A 4,249,744 (BROMLEY) 10 February 1981 Note Figure 1, Col. 2 Lines 1-3,25-30 Elements 16,18,20,40,42,46 and 47.	5-6,14
(con't)		
<p>* Special categories of cited documents: <sup>16</sup></p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p>		
<b>IV. CERTIFICATION</b>		
Date of the Actual Completion of the International Search <sup>2</sup>	Date of Mailing of this International Search Report <sup>2</sup>	
26 JULY 1990	 <b>24 SEP 1990</b>	
International Searching Authority <sup>1</sup>	Signature of Authorized Officer <sup>20</sup>	
ISA/US	 KRISNA LIM	

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category *	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No <sup>18</sup>
A	US,A 4,613,953 (BUSH ET AL) 23 September 1986 Note Abstract page	2,7,11
T	US,A 4,862,348 (NAKAMURA) 29 August 1989	1,6,10
A	US,A 4,821,229 (JAUREGUI) 11 April 1989	1,6,10
A	US,A 4,774,654 (POMERENE ET AL) 27 September 1988	1,6,10