

## (51) International Patent Classification:

*H03M 1/08* (2006.01) *H03M 1/74* (2006.01)*H03M 1/68* (2006.01) *H03M 1/78* (2006.01)

## (21) International Application Number:

PCT/US2014/020373

## (22) International Filing Date:

4 March 2014 (04.03.2014)

## (25) Filing Language:

English

## (26) Publication Language:

English

## (30) Priority Data:

13/791,536 8 March 2013 (08.03.2013) US

(71) Applicant: QUALCOMM INCORPORATED [US/US];  
ATTN: International IP Administration, 5775 Morehouse  
Drive, San Diego, California 92121-1714 (US).

(72) Inventors: SEO, Dongwon; 5775 Morehouse Drive, San  
Diego, California 92121 (US). LEE, Sang Min; 5775  
Morehouse Drive, San Diego, California 92121 (US).

(74) Agents: READ, Randol W. et al.; Patterson & Sheridan,  
LLP, 24 Greenway Plaza, Suite 1600, Houston, TX 77046  
(US).

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,  
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,

DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,  
HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,  
KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME,  
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,  
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,  
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM,  
ZW.

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,  
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,  
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,  
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,  
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,  
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,  
KM, ML, MR, NE, SN, TD, TG).

## Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a  
patent (Rule 4.17(ii))


— as to the applicant's entitlement to claim the priority of the  
earlier application (Rule 4.17(iii))

## Published:

— with international search report (Art. 21(3))

[Continued on next page]

## (54) Title: LOW GLITCH-NOISE DAC



(57) Abstract: An N-bit digital-to-analog converter (DAC) includes N input stages each of which generates the same amount of current and includes a pair of similarly sized transistor switches responsive to differential bits. The 2M-1 input stages associated with the M most significant bits of the DAC are connected in parallel and deliver their currents differentially to the DAC's current summing nodes. Each of the remaining (N-M) stages includes a resistive network that supplies a current defined by a binary weight of the stage's bit position within the DAC. The (N-M) stages deliver their currents to the current summing nodes differentially. The DAC further includes an impedance attenuator adapted to maintain the impedance of the current summing nodes and the voltage difference between the current summing nodes within a range defined by a gain of a differential amplifier disposed in the impedance attenuator.



- 
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

## LOW GLITCH-NOISE DAC

### Claim of Priority Under 35 U.S.C. § 119

**[0001]** This application claims the benefit of U.S. Patent Application Serial No. 13/791,536, filed March 8, 2013, which is herein incorporated by reference in its entirety.

### BACKGROUND

**[0002]** The present disclosure relates to electronic circuits, and more particularly to a digital-to-analog converter.

**[0003]** A digital-to-analog converter (DAC) is an electronic circuit that converts a digital signal to an analog signal. A number of parameters are used to determine the suitability of a DAC for any given application. Among these parameters are the speed at which the DAC performs the digital-to-analog conversion, the resolution of the DAC, as well as the noise generated by the DAC.

**[0004]** A wireless communication device, such as a cellular phone, often uses a high speed, high resolution DAC to convert a digital signal to an analog signal for further processing by the analog circuits disposed in the communication device. Glitches generated in such a DAC increase the noise floor, which in turn may interfere with the signals transmitted by the wireless communication device. One of the main sources of the glitch noise is the delay differences that exist between various stages of the DAC when a transition occurs at the digital input of the DAC.

**[0005]** Low noise, low power, wideband, high resolution DACs are increasingly important for advanced wireless standards, such as the long term evolution (LTE) standard. In radio frequency (RF) applications, the high frequency glitch noise generated by the transmitter DAC is an out-of-band noise that can fall into and desensitize the receiver channel. Controlling the glitch noise in a low-power, high resolution, wideband DAC remains a challenge.

## BRIEF SUMMARY

[0006] A digital-to-analog converter (DAC), in accordance with embodiment of the present invention, includes input stages that generate the same amount of current and have similarly sized transistor switches. The currents flowing through the transistor switches and the glitch noise are therefore the same for all the input stages of the DAC. Input stages corresponding to the least significant bits of the DAC include resistive networks. The resistive network in each such stage scales the current it receives in accordance with the binary weight of the stage's bit position within the DAC.

[0007] An N-bit DAC, in accordance with one embodiment of the present invention, includes, in part,  $2^M-1$  parallel stages associated with the M most significant bits of the DAC, (N-M) stages associated with the (N-M) least significant bits of the DAC, and an impedance attenuator. Each of the  $2^M-1$  stages includes a pair of switches and is adapted to generate the same current and deliver this current to a pair of current summing nodes of the DAC via its switch pair. Each of the (N-M) stages includes a resistive network and generates the same current as that generated in the  $2^M-1$  stages. Each of the (N-M) stages further includes a pair of switches which have the same size as the switches in the MSB stages and are adapted to deliver the current generated in that stage to the resistive network associated with the stage in response to differential data. Each resistive network is operable to scale the current it receives in accordance with a binary weight of its associated stage. The (N-M) stages deliver their scaled currents to the pair of current summing nodes. The impedance attenuator includes, in part, a differential amplifier coupled to the current summing nodes and adapted to maintain the impedance of each of the current summing nodes and a voltage difference between the current summing nodes within a range defined by the gain of the differential amplifier.

[0008] In one embodiments, the resistive networks associated with input stages whose bit positions are different by one DAC bit are coupled to one another. In one embodiment, each resistive network receives a reference voltage. In yet another embodiment, each resistive network is an R-2R network.

**[0009]** In one embodiment, the impedance attenuator further includes, in part, first and second PMOS transistors. The first PMOS transistor has a source terminal coupled to a first current summing node, a drain terminal coupled to a first output terminal of the DAC, and a gate terminal coupled to a first output terminal of the amplifier. The second PMOS transistor has a source terminal coupled to a second current summing node, a drain terminal coupled to a second output terminal of the DAC, and a gate terminal coupled to a second output terminal of the amplifier.

**[0010]** In one embodiment, each of the N stages of the DAC includes a cascode current source that generates the same current passing through the transistor switches of that stage. In one embodiment, one of the transistor switches in each of the N stages is responsive to a bit representative of a true data bit received by the DAC. The other transistor switch in each of the N stages is responsive to a bit representative of a complement of the bit received by the DAC.

**[0011]** In one embodiment, the resistive network associated with each of only a first subset of the (N-M) stages is an R-2R network. In another embodiment, the resistive network associated with each of a second subset of the (N-M) stages is coupled to the current summing nodes of the DAC. The second subset does not include the first subset.

**[0012]** In one embodiment, at least one of the (N-M) stages further includes a voltage tracking circuit adapted to track the voltages of the current summing nodes and supply the tracked voltages to the resistive network of that stage. In one embodiment, the voltage tracking circuit includes first and second amplifiers. The first amplifier has a first input terminal coupled to the first current summing node, a second input terminal coupled to a first resistive element disposed in the resistive network of that stage, and an output terminal coupled to the first amplifier's second input terminal. The second amplifier has a first input terminal coupled to the second current summing node, a second input terminal coupled to a second resistive element disposed in the resistive network of that stage, and an output terminal coupled to the second amplifier's second input terminal.

[0013] In one embodiment, at least one of the (N-M) stages of the DAC further includes a distortion cancellation circuit adapted to cancel the current flow between a reference voltage supplying voltage to the resistive network of that stage and the current summing nodes. In one embodiment, at least one of the  $2^M-1$  stages of the DAC further includes first and second resistive elements. The first resistive element is disposed between one of the transistor switches of that stage and the first current summing node. The second resistive element is disposed between another one of the transistor switches of that stage and the second current summing node.

[0014] In one embodiment, each of the (N-M) stages further includes first and second capacitive elements. The first capacitive element of each such stage is coupled in parallel between the terminals of a first resistive element disposed in the resistive network of that stage. The second capacitive element of each such stage is coupled in parallel between the terminals of a second resistive element disposed in the resistive network of that stage. In such embodiments, the first and second capacitive elements of each such stage has a capacitance substantially twice a drain-to-substrate capacitance of an MOS transistor switch disposed in the DAC.

[0015] A method of converting an N-bit digital signal to an analog signal, in accordance with one embodiment of the present invention includes, in part, forming  $2^M-1$  parallel stages associated with M most significant bits of the digital data, generating the same current in each of the  $2^M-1$  stages, and delivering the currents from the  $2^M-1$  stages to first and second current summing nodes via a pair of switches disposed in each such stage. The method further includes, forming (N-M) stages associated with (N-M) least significant bits of the digital data, and generating in each of the (N-M) stages a current that is the same as the current generated in each of the  $2^M-1$  stages. The method further includes forming (N-M) resistive networks each associated with a different one of the (N-M) stages, delivering to each of the (N-M) resistive networks the current generated in its associated stage via a pair of switches, scaling the current received by each resistive network in accordance with a binary weight of the resistive network's associated stage, and delivering the scaled currents to the pair of current summing nodes. The method further includes maintaining the impedance of each of the current summing nodes within a range defined by a gain value, and maintaining the voltage

difference between the current summing nodes within a range defined by the gain value. The difference in the currents delivered to the current summing nodes define the value of the analog signal.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

[0016] Aspects of the disclosure are illustrated by way of example. In the accompanying figures, like reference numbers indicate similar elements, and:

[0017] Figure 1 is a block diagram of a wireless communication device in which various aspects of the present invention may be embodied.

[0018] Figure 2 is a simplified block diagram of a current steering DAC adapted to have a low glitch noise, in accordance with one exemplary embodiment of the present invention.

[0019] Figure 3 is a simplified block diagram of the impedance attenuator of the DAC shown in Figure 2, in accordance with one exemplary embodiment of the present invention.

[0020] Figure 4 is a simplified block diagram of a current steering DAC adapted to have a low glitch noise, in accordance with another exemplary embodiment of the present invention.

[0021] Figure 5 is a simplified block diagram of a current-steering DAC adapted to have a low glitch noise, in accordance with another exemplary embodiment of the present invention.

[0022] Figure 6 is a simplified block diagram of a segment of a current-steering DAC, in accordance with another exemplary embodiment of the present invention.

[0023] Figure 7 is a simplified block diagram of a segment of a current-steering DAC, in accordance with another exemplary of the present invention.

[0024] Figure 8 is a simplified block diagram of a segment of a current-steering DAC, in accordance with another exemplary embodiment of the present invention.

[0025] Figure 9 is a simplified block diagram of a segment of a current-steering DAC, in accordance with another exemplary embodiment of the present invention.

[0026] Figure 10 is a simplified block diagram of a segment of a current-steering DAC, in accordance with another exemplary embodiment of the present invention.

[0027] Figure 11 is a simplified block diagram of a current steering DAC adapted to have a low glitch noise, in accordance with another exemplary embodiment of the present invention.

[0028] Figure 12 is a flowchart of a method for converting a digital signal to an analog signal, in accordance with one embodiment of the present invention.

## DETAILED DESCRIPTION

[0029] Several illustrative embodiments will now be described with respect to the accompanying drawings, which form a part hereof. While particular embodiments, in which one or more aspects of the disclosure may be implemented, are described below, other embodiments may be used and various modifications may be made without departing from the scope of the disclosure.

[0030] A digital-to-analog converter (DAC), in accordance with an embodiment of the present invention, includes input stages that generate the same amount of current and have similarly sized transistor switches. The currents flowing through the transistor switches are therefore the same for all the input stages of the DAC. Input stages corresponding to the least significant bits of the DAC include resistive networks. The resistive network in each such stage scales the current it receives in accordance with the binary weight of the stage's bit position within the DAC.

[0031] Figure 1 is a block diagram of a wireless communication device 150 (hereinafter alternatively referred to as device) used in a wireless communication

system, in accordance with one embodiment of the present invention. Device 150 may be a cellular phone, a personal digital assistant (PDA), a modem, a handheld device, a laptop computer, and the like.

**[0032]** Device 150 may communicate with one or more base stations on the downlink (DL) and/or uplink (UL) at any given time. The downlink (or forward link) refers to the communication link from a base station to the device. The uplink (or reverse link) refers to the communication link from the device to the base station.

**[0033]** A wireless communication system may be a multiple-access system capable of supporting communication with multiple users by sharing the available system resources (e.g., bandwidth and transmit power). Examples of such systems include code division multiple access (CDMA) systems, time division multiple access (TDMA) systems, frequency division multiple access (FDMA) systems, orthogonal frequency division multiple access (OFDMA) systems, and spatial division multiple access (SDMA) systems.

**[0034]** Wireless communication device 150 may be used in wireless communication systems such as the long term evolution (LTE) systems. Wireless communication system 150 may be continuously operated at high data rates or bandwidths, thus requiring an increased bandwidth for the DACs used therein. An increased bandwidth may require a wideband DAC implemented on a system-on-a-chip capable of handling a wide range of frequencies and digital pre-distortion operations. The pre-distortion operation may enable the use of low-cost non-linear power amplifiers in such wireless systems.

**[0035]** Device 150 is shown as including, in part, modulator 104, DAC 100, filter 108 and amplifier 110, which collectively form a transmission channel. Modulator 104 is adapted to modulate incoming digital signal IN 2 and in response generate and supply the modulated signal MOD\_OUT 4 to DAC 100. As described further below, DAC 100 has a built-in load (impedance) attenuator. The converted signal DAC\_OUT 6 supplied by DAC 100 is received and filtered by filter 108. The output signal FIL\_OUT 8 of filter 108 is received and amplified by amplifier 110, which in response generates signal

AMP1\_OUT 10. Signal AMP1\_OUT generated by amplifier 110 may be further amplified using a power amplifier 112 to generate signal AMP2\_OUT before being transmitted by antenna 114.

**[0036]** Low-power wireless or consumer devices may require a DAC that operates with less current. In such applications, the dynamic linearity performance metrics that include the signal-to-noise distortion ratio (SNDR), spurious free dynamic range (SFDR) and total harmonic distortion (THD) are important system parameters.

**[0037]** Figure 2 is a block diagram of a 14-bit current steering DAC 100 adapted to have a low glitch noise, in accordance with one exemplary embodiment of the present invention. DAC 100 may be used in device 150 shown in Figure 1. Although DAC 100 is shown as having a 14-bit resolution, it is understood that a low glitch noise DAC, in accordance with the present invention, may have a higher or lower resolution than 14-bit. DAC 100 includes 63 similar input stages  $110_j$ — $j$  is an integer varying from 1 to 63—that are connected in parallel (for simplicity only one of the stages 110 is shown) to form the 6 most significant bits (MSBs) of the DAC. DAC 100 also includes 8 stages  $120_i$ — $i$  is an integer varying from 1 to 8—that form the 8 least significant bits (LSBs) of the DAC. The 63 input stages  $110_j$  are alternatively and collectively referred to as input stage 110. Likewise, the 8 input stages  $120_i$  are alternatively and collectively referred to as input stage 120. For simplicity, only three of input stages  $120_i$  are shown.

**[0038]** DAC 100 is also shown as including an output stage 190, described in detail below. DAC 100 is also shown as including a decoder 160 that receives a 14-bit input signal  $D_{in}[13:0]$  and decodes the various true D and complement bits DB that are applied to transistors 140, 145 of the various input stages 110, 120.

**[0039]** Each input stage  $120_i$  is shown as including a pair of transistors 130 and 135 that together form a cascode current source. Each input stage  $120_i$  is also shown as including a pair of transistor switches 140 and 145 that are responsive to a pair of differential data D and DB associated with and received by the input stage. Each input stage  $110_j$  is also shown as including a pair of transistors 130 and 135 that together form a cascode current source. Each input stage  $110_j$  is also shown as including a pair of

transistor switches 140 and 145 that are responsive to a pair of differential data  $D$  and  $D_B$  associated with and received by that input stage. Transistors 130 disposed in input stages  $120_i$  and  $110_j$  have substantially the same size. Similarly, transistors 135 disposed in input stages  $120_i$  and  $110_j$  have substantially the same size. Accordingly, currents  $I_0$  generated in stages  $120_i$  and  $110_j$  have the same magnitude.

**[0040]** DAC 100 is also shown as including 8 resistive networks  $155_i$  each associated with a different one of the 8 LSB stages 120. Each resistive networks  $155_i$  is associated with an input stage  $120_i$  and is adapted to scale the current the resistive network receives from its associated input stage. The resistive network associated with each input stage forms an R-2R network when viewed from the drain terminals of the transistor switches 140, 145 disposed in that input stage. For example, stage  $120_2$  is shown as including R-2R resistive network  $155_2$ . Likewise, stage  $120_8$  is shown as including R-2R resistive network  $155_8$ .

**[0041]** As is seen from Figure 2, each resistive network  $155_i$  is shown as including 4 resistors, namely resistors  $152_i$ ,  $154_i$ ,  $156_i$ , and  $158_i$ . Resistors  $152_i$  and  $156_i$  of each input stage  $120_i$  have a common terminal coupled to the drain terminal of transistor switch  $140_i$  disposed in that input stage. Similarly, resistors  $154_i$  and  $158_i$  of each input stage  $120_i$  have a common terminal coupled to the drain terminal of transistor switch  $145_i$  disposed in that input stage. The second terminals of resistors  $152_i$  and  $154_i$  receive reference voltage  $V_{ref}$ . For each stage  $120_k$ , where  $k$  is integer ranging from 1 to 7, the second terminal of resistor  $156_k$  is coupled to the drain terminal of transistor switch  $140_{k+1}$ , i.e. the transistor switch receiving the true input data  $D_{k+1}$  and disposed in input stage  $120_{k+1}$  having a bit position that is one higher than the bit position of input stage  $120_k$ . Likewise, the second terminal of resistor  $158_k$  is coupled to the drain terminal of transistor switch  $145_{k+1}$ , i.e. the transistor switch receiving the complementary input data  $DB_{k+1}$  and disposed in input stage  $120_{k+1}$ .

**[0042]** For example, resistive network  $155_2$  associated with input stage  $120_2$  is shown as including resistors  $152_2$ ,  $154_2$ ,  $156_2$ , and  $158_2$ . Resistors  $152_2$  and  $156_2$  have a common terminal coupled to the drain terminal of transistor switch  $140_2$  disposed in input stage  $120_2$ . Similarly, resistors  $154_2$  and  $158_2$  of input stage  $120_2$  have a common

terminal coupled to the drain terminal of transistor switch 145<sub>2</sub> disposed in input stage 120<sub>2</sub>. The second terminals of resistors 152<sub>2</sub> and 154<sub>2</sub> receive reference voltage  $V_{ref}$ . The second terminal of resistor 156<sub>2</sub> is coupled to the drain terminal of transistor switch 140<sub>3</sub>. Likewise, the second terminal of resistor 158<sub>2</sub> is coupled to the drain terminal of transistor switch 145<sub>3</sub>.

**[0043]** Resistors 152<sub>8</sub> and 156<sub>8</sub> of resistive network 155<sub>8</sub>, associated with the last LSB stage, have a common terminal coupled to the drain terminal of transistor switch 140<sub>8</sub> disposed in input stage 120<sub>8</sub>. Similarly, resistors 154<sub>8</sub> and 158<sub>8</sub> of each input stage 120<sub>8</sub> have a common terminal coupled to the drain terminal of transistor switch 145<sub>8</sub> disposed in input stage 120<sub>8</sub>. The second terminals of resistors 152<sub>8</sub> and 154<sub>8</sub> receive reference voltage  $V_{ref}$ . The second terminal of resistor 156<sub>8</sub> is coupled to summing node B of output stage 190. Likewise, the second terminal of resistor 158<sub>8</sub> is coupled to summing node B' of output stage 190.

**[0044]** Each of resistors 156<sub>i</sub> and 158<sub>i</sub> has a resistance R. Resistors 152<sub>1</sub> and 154<sub>1</sub> also have a resistance of R. Each of resistors 152<sub>i</sub> and 154<sub>i</sub> of the remaining 7 stages has a resistance of 2R. Accordingly, the resistive network 155<sub>i</sub> associated with each input stage 120<sub>i</sub> forms an R-2R network when viewed from the drain terminals of transistor switches 140<sub>i</sub> and 145<sub>i</sub> disposed in that input stage.

**[0045]** The resistances in each resistive network 155<sub>i</sub> are selected such that the current flowing through each resistive network is proportional to the binary weight of the resistive network's associated input stage 120<sub>i</sub>. Accordingly, if the current flowing through cascode transistors 130 and 135 of each input stage is assumed to be  $I_0$ , the current flowing through, for example, resistors 156<sub>8</sub> and 158<sub>8</sub> disposed in resistive network 155<sub>8</sub> of stage 120<sub>8</sub>—associated with the 7<sup>th</sup> most significant bit—into summing node B, B' is  $(1/2)*I_0$ . Likewise, the current flowing through resistive network 155<sub>1</sub> of stage 120<sub>1</sub>—associated with the least significant bit—into summing nodes B, B' is  $(1/256)*I_0$ . The currents flowing through the resistive networks 150<sub>i</sub> are delivered to current summing nodes B, B', which provide input signals to output stage 190. In the exemplary embodiment of DAC 100, the resistive networks are shown as being R-2R

networks, however, it is understood that any other resistive network adapted to scale the current using a binary weight may be used.

**[0046]** Output stage 190, in accordance with one aspect of the present invention, includes an impedance attenuator 190. Output stage 190 is alternatively referred to herein as impedance attenuator 190. The differential voltage across output nodes O, O' of impedance attenuator 190 represents the output voltage of DAC 100. Resistors 174, 176, together with capacitor 178 and voltage source 172 represent an output load 170. Current sources 162, 164 provide current  $I_{\text{offset}}$  to nodes B, B' respectively, and current sinks 166 and 168 withdraw current  $I_{\text{offset}}$  from node O, O' respectively. Current sources 162, 164, and current sinks 166, 168 are adapted to maintain the transistors disposed in attenuator 190 biased in the active regions of operation.

**[0047]** Because the currents flowing through the transistor switches 140 and 145 in all input stages 110, 120 of the DAC are substantially the same and are scaled—after passing through the transistor switches—only by their associated resistive networks, and further because the switches 140 and 145 in all stages have the same size, the glitch energy between the MSB and LSB stages of DAC 100 are matched. DAC 100 thus has a substantially lower glitch noise than conventional DACs. The resistive networks accurately divide the currents that pass through the switches using binary weights. Resistor matching of 8-bit accuracy for the exemplary 14-bit DAC 106 is relatively easily attainable.

**[0048]** Because of the R-2R network seen by each input stage  $120_k$ , one-half of the current flowing through transistor  $140_i$  of each input stage  $120_i$  is supplied to voltage  $V_{\text{ref}}$ , while the other half of this current is supplied to the drain terminal of transistor  $140_{(i+1)}$ . Likewise, one-half of the current flowing through transistor  $145_i$  of each input stage  $120_i$  is supplied to voltage  $V_{\text{ref}}$ , while the other half of this current is supplied to the drain terminal of transistor  $145_{(i+1)}$ . Therefore, the current flowing through each resistive network  $155_i$  is one-half the current flowing through resistive network  $155_{(i+1)}$ . Accordingly, the current flowing through the resistive network in each input stage  $120_i$  is proportional to the binary weight of the resistive network's associated input stage  $120_i$  in the DAC.

[0049] Impedance attenuator 190 advantageously increases the range of impedances that output load 170 may have. Impedance attenuator 190 is further adapted to account for changes in the output load impedance due to variations in the process, voltage and temperature. Consequently, since all the input stages of DAC 100 generate the same amount of current and have similar switch sizes, DAC 100 has a much smaller out-of-band noise variation across process, voltage and temperature than conventional DACs. Furthermore, impedance attenuator 190, in accordance with the present invention, provides more flexibility in selecting the resistances of resistors  $152_i$ ,  $154_i$ ,  $156_i$  and  $158_i$  to ensure that SFDR and SNDR of DAC 100 fall within desired values. In other words, the impedance attenuator, in accordance with the present invention, decouples the resistances of the resistive networks from the load resistance.

[0050] Fig. 3 is a simplified block diagram of impedance attenuator 190 coupled to load 170. Impedance attenuator 190 is shown as including an amplifier 180 having a pair of differential inputs and a pair of differential outputs, and transistors 182, 184. Impedance attenuator is described in US Patent No. 8,169,353. Current sources 162, 164 provide current  $I_{\text{offset}}$  to nodes B, B' respectively, and current sinks 166 and 168 withdraw current  $I_{\text{offset}}$  from node O, O' respectively. Current sources 162, 164, and current sinks 166, 168 are adapted to maintain transistors 182, 184 in the active region of operation.

[0051] Attenuator 190 is adapted to maintain the voltage difference between nodes B, B' within a relatively small range defined by the DC gain of amplifier 180. For example, if amplifier 180 has a DC gain of 60 dB, and the voltage difference between output nodes O, O' is 1V, the voltage difference between nodes B, B' is maintained at nearly 1mv, as described further below.

[0052] Assume, for example, that DAC 100 steers more current to node B in response to a change at the input of the DAC. This causes the voltage at node B to increase. Because the input terminals of amplifier 180 have a relatively high impedance, the extra current injected into node B is cause to flow through transistor 182, thereby causing the voltage at output node O to increase. Amplifier 180 is adapted to decrease the gate voltage of PMOS transistor 182 so as to maintain the source voltage of PMOS transistor

182 relatively constant. By maintaining the source voltage of transistors 182 relatively constant, the voltage difference between nodes B, B' is maintained within a very narrow range defined by the DC gain of amplifier 180. The ratio of impedance of nodes B, B' to the impedance of nodes O, O' is also defined by the gain of amplifier 180. Although impedance attenuator 190 of Figure 3 is shown as including a fully differential amplifier 180, it is understood that in other embodiments, impedance attenuator 190 may include a pair of single-ended amplifiers instead, as shown in US Patent No. 8,169,353.

**[0053]** Figure 4 is a simplified block diagram of a current steering DAC 200 adapted to have a low glitch noise, in accordance with another exemplary embodiment of the present invention. DAC 200 is a 14-bit DAC shown as including, in part, 63 similar stages 110<sub>j</sub> that are connected in parallel (only one of the stage 110 is shown) to form the 6 MSBs of DAC 200. DAC 200 also includes 4 stages 210<sub>1</sub>, 220<sub>2</sub>, 220<sub>3</sub>, 220<sub>4</sub> (alternatively and collectively referred to as stage 210) that form the 4 middle bits (MID) of DAC 200. DAC 200 also includes 4 stages 120<sub>1</sub>, 120<sub>2</sub>, 120<sub>3</sub>, 120<sub>4</sub> (alternatively and collectively referred to as stage 120 or 120<sub>i</sub>) that form the 4 LSBs of the DAC. Although not shown, it is understood that DAC 200 also includes a decoder similar to the one shown in Figure 2. DAC 200 also includes an impedance attenuator 190. Although DAC 200 is shown as being a 14-bit DAC, it is understood that a low glitch noise DAC, in accordance with the present invention, may have higher or fewer than 14 bits of resolution.

**[0054]** Transistors 130 disposed in input stages 120<sub>i</sub>, 110<sub>j</sub> and 210<sub>m</sub> (m is an integer varying from 1 to 4) have substantially the same size. Similarly, transistors 135 disposed in input stages 120<sub>i</sub> and 110<sub>j</sub> and 210<sub>m</sub> have substantially the same size. Accordingly, currents  $I_0$  generated in all stages 120<sub>i</sub>, 110<sub>j</sub> and 210<sub>m</sub> have the same magnitude.

**[0055]** Input stages 120<sub>i</sub> of DAC 200 are similar to input stages 120<sub>i</sub> of DAC 100 (see Figure 2) as described above. Each MID stage 210<sub>m</sub> of DAC 200 includes a resistive network 215<sub>m</sub> that scales the current the resistive network receives from the switches disposed in its associated stage in accordance with the binary weight assigned to that stage. For example, stage 210<sub>4</sub> is shown as including a resistive network 215<sub>4</sub> that scales

the current it receives from its associated switches 140<sub>4</sub> and 145<sub>4</sub> to  $(1/2 \times I_0)$  and delivers this current to summing nodes B, B' of DAC 200. The resistances in each resistive network associated with input stage 210<sub>m</sub> are selected such that the current flowing through each such resistive network is proportional to the binary weight of the resistive network's associated input stage in the DAC.

**[0056]** Each resistive networks 215<sub>m</sub> is shown as including 4 resistors. Resistors 222<sub>m</sub> and 226<sub>m</sub> of resistive network 215<sub>m</sub> have a common terminal coupled to the drain terminal of transistor switch 140<sub>m</sub> disposed in input stage 210<sub>m</sub>. Similarly, resistors 224<sub>8</sub> and 228<sub>8</sub> of each input stage 215<sub>m</sub> have a common terminal coupled to the drain terminal of transistor switch 145<sub>m</sub> disposed in input stage 210<sub>m</sub>. The second terminals of resistors 222<sub>m</sub> and 224<sub>m</sub> receive reference voltage  $V_{ref}$ . The second terminal of resistor 226<sub>m</sub> is coupled to summing node B of impedance attenuator 190. Likewise, the second terminal of resistor 228<sub>m</sub> is coupled to summing node B' of output impedance attenuator 190.

**[0057]** Each of the four resistors 222<sub>4</sub>, 224<sub>4</sub>, 226<sub>4</sub> and 228<sub>4</sub> in resistive network 215<sub>4</sub> has a resistance of 2R. Accordingly, half of the current  $I_0$  passing through transistors 140, 145 of input stage 210<sub>4</sub> is caused to flow to voltage  $V_{ref}$ , while the other half of this current is caused to flow to the summing nodes B, B'. Resistors 222<sub>3</sub>, 224<sub>3</sub> of resistive network 215<sub>3</sub> are shown as having a resistance of 2R, and resistors 226<sub>3</sub> and 228<sub>3</sub> of resistive network 215<sub>3</sub> are shown as having a resistance of 6R. Accordingly, 3/4 (i.e.,  $6/(6+2)$ ) of current  $I_0$  flowing through transistors 140<sub>3</sub>, 145<sub>3</sub> of input stage 210<sub>3</sub> is caused to flow to voltage  $V_{ref}$ , and 1/4 (i.e.,  $2/(6+2)$ ) of current  $I_0$  flowing through transistors 140<sub>3</sub>, 145<sub>3</sub> of input stage 210<sub>3</sub> is caused to flow to the summing nodes B, B'. Resistors 222<sub>2</sub>, 224<sub>2</sub> of resistive network 215<sub>2</sub> are shown as having a resistance of 2R, and resistors 226<sub>2</sub> and 228<sub>2</sub> of resistive network 215<sub>2</sub> are shown as having a resistance of 14R. Accordingly, 7/8 (i.e.,  $14/(14+2)$ ) of current  $I_0$  flowing through transistors 140<sub>2</sub>, 145<sub>2</sub> of input stage 210<sub>2</sub> is caused to flow to voltage  $V_{ref}$ , and 1/8 (i.e.,  $2/(14+2)$ ) of current  $I_0$  flowing through transistors 140<sub>1</sub>, 145<sub>2</sub> of input stage 210<sub>2</sub> is caused to flow to the summing nodes B, B'. Resistors 222<sub>1</sub>, 224<sub>1</sub> of resistive network 215<sub>1</sub> are shown as having a resistance of 2R, and resistors 226<sub>1</sub> and 228<sub>1</sub> of resistive network 215<sub>1</sub> are shown as having a resistance of 15R. However, as is seen from Fig. 4, resistors 222<sub>1</sub> and

224<sub>1</sub> of input stage 210<sub>1</sub> are also connected to resistive network 155<sub>4</sub> of the LSB stage 120<sub>4</sub>. Accordingly, the effective resistance between the common terminal of resistors 222<sub>1</sub>, 226<sub>1</sub> and V<sub>ref</sub> is R. Likewise, the effective resistance between the common terminal of resistors 224<sub>1</sub>, 228<sub>1</sub> and V<sub>ref</sub> is R. Accordingly, 1/16 (i.e., 15/(15+1)) of current I<sub>o</sub> flowing through transistors 140<sub>1</sub>, 145<sub>1</sub> of input stage 210<sub>1</sub> is caused to flow to voltage V<sub>ref</sub>, and 1/16 (i.e., 1/(15+1)) of current I<sub>o</sub> flowing through transistors 140<sub>1</sub>, 145<sub>1</sub> of input stage 210<sub>1</sub> is caused to flow to summing nodes B, B'. In other words, In spite of not being R-2R networks, the resistive network associated with each of stages 222<sub>4</sub>, 224<sub>4</sub>, 226<sub>4</sub> and 228<sub>4</sub> provides a current to the summing nodes B, B' in proportion to the binary weight of that stage in the DAC.

**[0058]** Each LSB stage 120<sub>i</sub> includes a resistive network that scales the current passing through it in accordance with the binary weight assigned to its associated input stage. The current scaled by each resistive network is delivered to the resistive network of the immediately preceding stage whose bit position is higher by 1 bit. For example, the current scaled by resistive network 155<sub>4</sub> is delivered to resistive network 215<sub>1</sub> associated with MID stage 210<sub>1</sub>; the current scaled by resistive network 155<sub>3</sub> is delivered to resistive network 155<sub>4</sub>; the current scaled by resistive network 155<sub>2</sub> is delivered to resistive network 155<sub>3</sub>; and the current scaled by resistive network 155<sub>1</sub> is delivered to resistive network 155<sub>2</sub> in a chain like fashion, and as shown in Figure 4.

**[0059]** Figure 5 is a simplified block diagram of a current-steering 14-bit DAC 300 adapted to have a low glitch noise, in accordance with another exemplary embodiment of the present invention. Although not shown, it is understood that DAC 300 also includes a decoder similar to the one shown in Figure 2. It is also understood that DAC 300 may have a higher or lower than 14 bits of resolution.

**[0060]** DAC 300 is shown as including 63 similar stages 110 that are connected in parallel to form the 6 MSBs of the DAC. DAC 300 further includes 8 stages 120<sub>i</sub> that form the 8 LSBs of the DAC in a manner similar to DAC 100 of Figure 2. DAC 300 dispenses the need for the reference voltage V<sub>ref</sub> and is a differential DAC. As shown in Figure 5, resistors 152<sub>i</sub> and 154<sub>i</sub> in each of the resistive networks 155<sub>i</sub> are coupled to one another instead of being coupled to voltage source V<sub>ref</sub> (see Figure 2). Each of resistors

152<sub>i</sub>, 154<sub>i</sub> is shown as having a resistance of 2R. Each of resistors 152<sub>i</sub>, 154<sub>i</sub> is shown as having a resistance of R.

**[0061]** As is seen from Figure 5, for example, the currents flowing through resistors 156<sub>8</sub> and 158<sub>8</sub> of resistive network 155<sub>8</sub> are respectively shown as being equal to  $[(1/4 + 1/2*b)*I_o]$  and  $[(1/4 + 1/2*(1-b))*I_o]$ , where b is the binary value of bit 8 of the 14-bit DAC 300. As is also seen from Figure 5, other than stage 120<sub>8</sub>, the current generated in each of the other stages 120<sub>i</sub> is scaled by the stage's associated resistive network and delivered to the resistive network of an immediately preceding stage whose bit position is one higher than the bit position of the stage from which it receives the current, as was also described in connection with DAC 100 of Figure 2. For example, the current scaled by resistive network 155<sub>1</sub> of stage 120<sub>1</sub> is delivered to resistive network 155<sub>2</sub> of stage 120<sub>2</sub>.

**[0062]** Since the amplifier disposed in the impedance attenuator 190 of any of DACs 100, 200, or 300 has a limited gain-bandwidth product, the voltage of nodes B, B' may vary when the DAC output current varies. Referring to Fig. 3, since the gate-to-source capacitances of PMOS transistors 182, 184 is relatively large, nonlinear current variations at the output nodes of the impedance attenuator, i.e., gate terminals of transistors 182, 184, may get coupled to the input nodes of the impedance attenuator B, B', thereby causing the currents at nodes B, B' to vary nonlinearly. Such nonlinear currents may then flow through the resistive networks into voltage source V<sub>ref</sub>. Since the resistance R of the resistive networks may be smaller than the impedance of the parasitic capacitances of the DAC transistors, such current flow may degrade the SFDR of the DAC. The lower the resistance R, the larger is the degradation.

**[0063]** To minimize the SFDR degradation due to nonlinear current flow from/to the input nodes of the impedance attenuator, in accordance with one embodiment of the present invention, the resistor voltages are tracked. Figure 6 is a simplified block diagram of a segment of a DAC 400, in accordance with one embodiment of the present invention. DAC 400 may be, for example, a segment of DAC 100 shown in Figure 2. Only one of the MSB stages 110<sub>1</sub> and one of the LSB stages 120<sub>8</sub> of the DAC is shown in Figure 6 but it is understood that DAC 400 has many more input stages. The resistive

network in input stage  $120_8$  is adapted to include a pair of amplifiers  $230_1$  and  $230_2$ . The negative input terminal of amplifier  $230_1$  is coupled to the amplifier's output terminal and to one of the terminals of resistor  $152_8$ , as shown. The positive input terminal of amplifier  $230_1$  is coupled to node B. Likewise, the negative input terminal of amplifier  $230_2$  is coupled to the amplifier's output terminal and to one of the terminals of resistor  $154_8$ , as shown. The positive input terminal of amplifier  $230_2$  is coupled to node B'. Due to the existence of virtual ground between the two input terminals of each of the two amplifiers, the output voltage of amplifier  $230_1$  tracks the voltage at node B, and the output voltage of amplifier  $230_2$  tracks the voltage at node B', thereby minimizing SFDR degradation. In other words, because the variations in the voltage at node B is reflected at the terminal of resistor  $152_8$ , and the variations in the voltage at node B' is reflected at the terminal of resistor  $154_8$ , such voltage variations do not cause current flow from nodes B and B' to  $V_{ref}$ , or vice versa, through the resistors—thus inhibiting SFDR degradation. Although not shown in Figure 6, it is understood that each of the other stages  $120_i$  of DAC 300 will share the same tracking circuit.

**[0064]** Figure 7 is a simplified block diagram of a segment of a DAC 500, in accordance with one embodiment of the present invention. DAC 500 may be, for example, a segment of DAC 100 shown in Figure 2. Only one of the MSB stages  $110_1$  and one of the LSB stages  $120_8$  of the DAC is shown in Fig. 7 but it is understood that DAC 500 has many more input stages. DAC 500 has disposed therein a distortion cancellation circuit 260 that includes resistors 240, 250, transistors 242, 252, amplifiers 244, 254 and capacitors 244, 156.

**[0065]** Distortion cancellation circuit 260 is adapted to oppose and cancel current flow between supply voltage  $V_{ref}$  and nodes B, B', as described further below. Any decrease in voltage  $V_p$  at node B (i.e., at the positive terminal of amplifier 244) decreases the voltage at the negative terminal of amplifier 244 (source terminal of PMOS 242) due to the presence of virtual ground between the input terminals of amplifier 244, thereby causing an increase in the current flow through transistor 242. This current increase which is AC coupled to node B' via capacitor 246 flows into node B', thereby canceling the differential current flow from  $V_{ref}$  to node B through resistors  $152_8$  and  $158_8$ . Similarly, any increase in voltage  $V_p$  at node B increases the voltage at the negative

terminal of amplifier 244, thereby causing a decrease in the current flow through transistor 242. This current decrease which is AC coupled to node B' via capacitor 246 flows from node B', thereby canceling the differential current flow from  $V_{ref}$  to node B through resistors 152<sub>8</sub> and 158<sub>8</sub>. Any increase/decrease in voltage at the source terminal of transistor 242 also causes a current flow to/from  $V_{ref}$  via resistor 240. Likewise, any increase/decrease in voltage at the source terminal of transistor 252 causes a current flow to/from  $V_{ref}$  via resistor 250.

**[0066]** Figure 8 is a simplified block diagram of a segment of a DAC 600, in accordance with one embodiment of the present invention. DAC 600 may be, for example, a segment of DAC 100 shown in Figure 2. Only one of the MSB stages 110<sub>1</sub> and one of the LSB stages 120<sub>8</sub> of the DAC is shown in Fig. 8 but it is understood that DAC 600 has many more input stages. DAC 600 has disposed therein a distortion cancellation circuit 280 that includes transistors 260, 262, 264, 266, 270, 272, 274, 276, resistors 268, 278, and current sources 282, 284, 286, and 288.

**[0067]** Transistors 266 and 276 that receive voltages  $V_p$  and  $V_m$  from nodes B, B' at their gates respectively, form the input stage to distortion cancellation circuit 280. Because the current through transistors 266 and 276 are set by current sources 282 and 286 respectively, if voltage  $V_p$  increases and voltage  $V_m$  remains unchanged, the source voltage of transistor 266 at node A also increases to maintain the gate-to-source voltage of transistor 266 nearly constant. The voltage at node A' remains unchanged. Therefore, current flows from node A to node A'. The current flowing from node A to node A' is generated by transistor 262. To accommodate this extra current, the gate voltage of transistor 262 is decreased, in turn, resulting in a similar increase in the current flow through transistor 260. The increased current through transistor 260, which forms a current mirror with transistor 262, increases voltage  $V_p$  even further. However, because the impedance of node B is maintained at a relatively low value by the impedance attenuator, voltage  $V_p$  increases only slightly. For example, assume  $V_p=1.0002$ ,  $V_m=999.8$  mV, the load impedance is 1 k-ohm, and the impedance attenuator attenuates the impedance of the load by 1 ohm. This causes the current injected to be about 400 nA, thus increasing the voltage  $V_p$  by 200 nV ( $400\text{nA}/2*1\text{ohm}$ ). Therefore, the loop gain is much smaller than unity. Distortion cancellation circuit 280 thus

operates using positive feedback circuitry. The relatively small input impedances at nodes B, B' ensure that the gain of this feedback loop is smaller than unity to provide stability and prevent oscillation.

**[0068]** The current flow from node A to node A' also causes the current through transistor 272 to decrease. Since transistor 270 and 272 also form a current mirror, the decrease in current through transistor 272 causes a similar decrease in the current through transistor 270, thereby causing a decrease in voltage  $V_m$ . But as was described above, because node B' has a relatively low impedance, the decrease in voltage  $V_m$  is relatively small.

**[0069]** Transistor 264 is configured as a source-follower amplifier. Therefore, changes in the gate voltage of transistor 264 is reflected in corresponding voltage changes at the source of transistor 264. Current source 284 is adapted to flow through transistor 264. Transistor 274 is also configured as a source-follower amplifier. Therefore, changes in the gate voltage of transistor 274 is reflected in corresponding voltage changes at the source of transistor 274. Current source 288 is adapted to flow through transistor 274. Cancellation circuit 280 is well known and described in IEEE, International Solid-State Circuits Conferences, 1193, session 7, Analog Techniques, paper TA 7.2, pages 112-114. Although the distortion cancellation circuit is described with reference to Fig. 8, it is understood that any other distortion cancellation circuit which performs similar constant voltage-to-current conversion may be used.

**[0070]** As is known, the glitch noise and thus the glitch energy increases as the frequency of operation of a DAC increases. Referring, for example, to Figure 2, as the frequency of operation increases, some of the glitch energy flows to the ground via the drain-to-substrate parasitic capacitors of transistors 140, 145 or parasitic capacitance of the wiring. The glitch energy that flows to the ground is generally less for the MSBs than the LSBs. The imbalance in the glitch energy that flows from different input stages of the DAC to the ground, may create an imbalance that can further increase the glitch noise.

[0071] Figure 9 is a simplified block diagram of a segment of a DAC 700, in accordance with one embodiment of the present invention. DAC 700 may be, for example, a segment of DAC 100 shown in Figure 2. Only one of the MSB stages 110<sub>1</sub> and one of the LSB stages 120<sub>8</sub> of DAC 700 is shown in Figure 9 but it is understood that DAC 700 has many more input stages. Figure 9 also shows the parasitic capacitances 290, 292 present between the drain terminals of transistors 140, 145 of input stage 120<sub>8</sub> and ground, as well as parasitic capacitances 294, 296 present between the drain terminals of transistors 140, 145 of input stage 110<sub>1</sub> and ground.

[0072] To minimize the glitch noise caused by the imbalance in the glitch energy that flows from input stages 120<sub>8</sub>, 110<sub>1</sub> to the ground, in accordance with one embodiment of the present invention, resistors 112, 114 are disposed between the drain terminals of transistors 140, 145 of MSB stage 110<sub>1</sub> and summing nodes B, B' of DAC 700. Each of the resistor 112, and 114 has a resistance of R. Resistors 112, 114 cause the RC values seen at the drain terminals of transistors 140, 145 of input stage 120<sub>8</sub> to match those seen by the drain terminals of transistors 140, 145 of input stage 110<sub>8</sub> respectively. This RC matching inhibits the imbalance in glitch energy redistribution to ground and thus causes the glitch noise from input stage 110<sub>1</sub> to match that from input stage 120<sub>8</sub>. It is understood that each of parallel stages 110 of DAC 700 may include resistors 112, 114.

[0073] Figure 10 is a simplified block diagram of a segment of a DAC 800, in accordance with one embodiment of the present invention. DAC 800 may be, for example, a segment of DAC 100 shown in Figure 2. Only three of the LSB stages 120<sub>1</sub> and 120<sub>2</sub> of DAC 800 are shown in Figure 10 but it is understood that DAC 800 has many more input stages. Figure 10 also shows the parasitic capacitances 302<sub>1</sub>, 304<sub>1</sub> associated with transistors 140<sub>1</sub>, 145<sub>1</sub> of input stage 120<sub>1</sub>, parasitic capacitances 302<sub>2</sub>, 304<sub>2</sub> associated with transistors 140<sub>2</sub>, 145<sub>2</sub> of input stage 120<sub>2</sub>, and parasitic capacitances 302<sub>8</sub>, 304<sub>8</sub> associated with transistors 140<sub>8</sub>, 145<sub>8</sub> of input stage 120<sub>8</sub>. To match the glitch noise between different input stages, each input stage of DAC 800 is adapted to include a pair of capacitors 306<sub>i</sub>, 308<sub>i</sub> disposed in parallel between resistors 156<sub>i</sub> and 158<sub>i</sub> of that stage. For example, as shown, capacitors 306<sub>1</sub>, 308<sub>1</sub> are disposed in parallel between resistors 156<sub>1</sub> and 158<sub>1</sub> of input stage 120<sub>1</sub>. Likewise, capacitors 306<sub>8</sub>, 308<sub>8</sub> are disposed in parallel between resistors 156<sub>8</sub> and 158<sub>8</sub> of input stage 120<sub>8</sub>.

Capacitors 306<sub>i</sub>, 308<sub>i</sub> in each stage are adapted to feedforward the glitch energy so as to counter and cancel the glitch energy loss to the ground via parasitic capacitances 302<sub>i</sub>, 304<sub>i</sub> of that stage. In one embodiment each of the capacitors 306<sub>i</sub>, 308<sub>i</sub> is selected to have a capacitance twice the parasitic capacitance of capacitors 302<sub>i</sub>, 304<sub>i</sub>.

**[0074]** Figure 11 is a block diagram of a 14-bit current steering DAC 900 adapted to have a low glitch noise, in accordance with another exemplary embodiment of the present invention. DAC 900 may be used in device 150 shown in Figure 1. Although DAC 900 is shown as having a 14-bit resolution, it is understood that a low glitch noise DAC, in accordance with the present invention, may have a higher or lower resolution than 14 bits. DAC 900 includes 63 similar input stages 910<sub>j</sub>—*j* is an integer varying from 1 to 63—that are connected in parallel (for simplicity only one of the stages 910 is shown) to form the 6 most significant bits (MSBs) of the DAC. DAC 900 also includes 8 stages 920<sub>i</sub>—*i* is an integer varying from 1 to 8—that form the 8 least significant bits (LSBs) of the DAC. The 63 input stages 910<sub>j</sub> are alternatively and collectively referred to as input stage 910. Likewise, the 8 input stages 920<sub>i</sub> are alternatively and collectively referred to as input stage 920. For simplicity, only three of input stages 920<sub>i</sub> are shown.

**[0075]** DAC 900 is also shown as including an impedance attenuator 190, as described in detail below. DAC 900 is also shown as including a decoder 160 that receives a 14-bit input signal  $D_{in}[13:0]$  and decodes the various true *D* and complement bits *DB* that are applied to switches 940, 945 of the various input stages 910, 920.

**[0076]** Each input stage 920<sub>i</sub> is shown as including a pair of current source 930, 935. Each input stage 920<sub>i</sub> is also shown as including a pair of switches 940 and 945 that are responsive to a pair of differential data *D* and *DB* associated with and received by the input stage, as well as to the currents supplied by current sources 930, 935. Currents  $I_0$  generated by current source 930, 935 in stages 920<sub>i</sub> and 910<sub>j</sub> have substantially the same magnitude.

**[0077]** DAC 900 is also shown as including 8 resistive networks 955<sub>i</sub> each associated with a different one of the 8 LSB stages 920. Each resistive network 955<sub>i</sub> is associated with an input stage 920<sub>i</sub> and is adapted to scale the current the resistive network receives

from its associated input stage. In one embodiment, the resistive network associated with each input stage forms an R-2R network when viewed from switches 940, 945 disposed in that input stage.

**[0078]** As is seen from Figure 11, the resistive network associated with each stage  $920_k$ , where  $k$  is integer ranging from 1 to 7, is coupled to the resistive network of input stage  $920_{k+1}$  having a bit position that is one higher than the bit position of input stage  $920_k$ . For example, resistive network  $955_2$  associated with input stage  $920_2$  is shown as being coupled to resistive network  $955_3$  associated with input stage  $920_3$ . The resistive network  $955_8$  is coupled to summing nodes B, B' of impedance attenuator 190.

**[0079]** The current flowing through each resistive network is proportional to the binary weight of the resistive network's associated input stage  $920_i$ . Accordingly, if the current flowing through current sources 930 and 935 of each input stage is assumed to be  $I_0$ , the current flowing through, for example, resistive network  $955_8$  of stage  $920_8$ —associated with the 7<sup>th</sup> most significant bit—into summing node B, B' is  $(1/2)*I_0$ . Likewise, the current flowing through resistive network  $955_1$  of stage  $920_1$ —associated with the least significant bit—into summing nodes B, B' is  $(1/256)*I_0$ . The currents flowing through the resistive networks  $955_i$  are delivered to current summing nodes B, B', which provide input signals to attenuator 190. It is understood that any resistive network adapted to scale the current using a binary weight may be used.

**[0080]** Because the currents flowing through the switches 940 and 945 in all input stages 910, 920 of the DAC are substantially the same and are scaled (after passing through the transistor switches) only by their associated resistive networks, the glitch energy between the MSB and LSB stages of DAC 900 are matched. DAC 900 thus has a substantially lower glitch noise than conventional DACs. The resistive networks accurately divide the currents that pass through the switches using binary weights. Resistor matching of 8-bit accuracy for the exemplary 14-bit DAC 900 is relatively easily attainable.

**[0081]** Impedance attenuator 190 advantageously increases the range of impedances that output load 170 may have. Impedance attenuator 190 is further adapted to account

for changes in the output load impedance due to variations in the process, voltage and temperature. Consequently, since all the input stages of DAC 900 generate the same amount of current and have similar switch sizes, DAC 900 has a much smaller out-of-band noise variation across process, voltage and temperature than conventional DACs.

**[0082]** Figure 12 is a flowchart 1000 of a method for converting an N-bit digital signal to an analog signal, in accordance with one embodiment of the present invention. To achieve this conversion,  $(2M-1)$  parallel stages associated with M most significant bits of the digital data are formed 1002. In each of the  $(2M-1)$  stages a current is generated 1004 and delivered 1006 to a pair of current summing nodes via a pair of switches that are responsive to a pair of differential data. Further in accordance with the method,  $(N-M)$  stages associated with  $(N-M)$  least significant bits of the digital data are also formed 1008. A current that has the same level as the ones generated in the  $(2M-1)$  parallel stages is also generated 1010 in each of the  $(N-M)$  stages. Also formed 1012 are  $(N-M)$  resistive networks each associated with a different one of the  $(N-M)$  stages. The current generated in each of the  $(N-M)$  stages is delivered 1014 to its associated resistive network via a pair of switches responsive to different bits of differential data. The current received by each resistive network is scaled 1016 in accordance with the binary weight of the resistive network's associated stage and delivered 1018 to the current summing nodes. The impedance of each of the current summing nodes is maintained 1020 within a range defined by a gain value. Moreover, the voltage difference between the current summing nodes is also maintained 1022 within a range defined by the gain value. The difference in the currents delivered to the current summing nodes defines the value of the converted analog signal.

**[0083]** The above embodiments of the present invention are illustrative and not limitative. The embodiments of the present invention are not limited by the resolution of a DAC. The embodiments of the present invention are not limited by the configuration of the resistive network, R-2R or otherwise, that may be disposed between input stage switches and the current summing nodes. The embodiments of the present invention are not limited by the type of device, wireless or otherwise, in which the DAC may be disposed. Other additions, subtractions or modifications are obvious in view of the present disclosure and are intended to fall within the scope of the appended claims.

## CLAIMS

### WHAT IS CLAIMED IS:

1. An N-bit digital-to-analog converter (DAC) comprising:  
     $2^M-1$  parallel stages associated with M most significant bits of the DAC, each of the  $2^M-1$  stages adapted to generate a current and deliver the current to a pair of current summing nodes of the DAC via a pair of switches responsive to differential data;  
    (N-M) stages associated with (N-M) least significant bits of the DAC, each of the (N-M) stages generating the current and comprising a resistive network, each of the (N-M) stages further comprising a pair of switches adapted to deliver the current generated in the stage to the stage's associated resistive network in response to differential data, each resistive network operable to scale the current it receives and deliver a scaled current defined by a binary weight of its associated stage, the (N-M) stages delivering their scaled currents to the pair of current summing nodes; and  
    an impedance attenuator comprising a differential amplifier coupled to the pair of summing nodes and adapted to maintain an impedance of each of the current summing nodes and a voltage difference between the current summing nodes within a range defined by a gain of the differential amplifier.
2. The N-bit DAC of claim 1 wherein the resistive network associated with stage i of the (N-M) stages is coupled to the resistive network of stage (i+1) of the (N-M) stages, wherein i is an integer representative of a bit position of the stage within the DAC.
3. The N-bit DAC of claim 2 wherein the resistive network associated with each of the (N-M) stages receives a reference voltage.
4. The N-bit DAC of claim 1 wherein the resistive network associated with each of the (N-M) stages is an R-2R network.
5. The N-bit DAC of claim 1 wherein the impedance attenuator further comprises:

a first PMOS transistor having a source terminal coupled to the first one of the current summing nodes, a drain terminal coupled to a first output terminal of the DAC, and a gate terminal coupled to a first output terminal of the amplifier; and

a second PMOS transistor having a source terminal coupled to the second one of the current summing nodes, a drain terminal coupled to a second output terminal of the DAC, and a gate terminal coupled to a second output terminal of the amplifier.

6. The N-bit DAC of claim 1 wherein each of the N stages of the DAC comprises a cascode current source generating the current.

7. The N-bit DAC of claim 1 wherein the switches in each of the N stages are transistor switches, one of which transistors is responsive to a bit representative of a true data bit received by the DAC and one of which transistors is responsive to a bit representative of a complement of the bit received by the DAC, wherein the transistor switches in all N stages have a similar size.

8. The N-bit DAC of claim 1 wherein the resistive network associated with each of only a first subset of the (N-M) stages is an R-2R network.

9. The N-bit DAC of claim 8 wherein the resistive network associated with each of a second subset of the (N-M) stages is coupled to the current summing nodes of the DAC, said second subset not to include the first subset.

10. The N-bit DAC of claim 1 wherein at least one of the (N-M) stages comprises a voltage tracking circuit adapted to track the voltages of the current summing nodes and supply the tracked voltages to the resistive network of the at least one of the (N-M) stages.

11. The N-bit DAC of claim 10 wherein the voltage tracking circuit comprises:  
a first amplifier having a first input terminal coupled to a first one of the current summing nodes, a second terminal coupled to a first resistive element disposed in the resistive network associated with the at least one of the (N-M) stages, and an output terminal coupled to the first amplifier's second input terminal; and

a second amplifier having a first input terminal coupled to a second one of the current summing nodes, a second terminal coupled to a second resistive element disposed in the resistive network associated with the at least one of the (N-M) stages, and an output terminal coupled to the second amplifier's second input terminal.

12. The N-bit DAC of claim 1 wherein at least one of the (N-M) stages comprises a distortion cancellation circuit adapted to cancel current flow between a reference voltage supplying voltage to the resistive network associated with the at least one of the (N-M) stages and the current summing nodes.

13. The N-bit DAC of claim 1 wherein at least one of the  $2^M-1$  stages comprises:  
a first resistive element disposed between a first one of the transistor switches disposed in the at least one of the  $2^M-1$  stages and a first one of the current summing nodes; and

a second resistive element disposed between a second one of the transistor switches disposed in the at least one of the  $2^M-1$  stages and a second one of the current summing nodes.

14. The N-bit DAC of claim 1 wherein each of a first subset of the (N-M) stages comprises:

a first capacitive element coupled in parallel between terminals of a first resistive element of the resistive network associated with the stage; and

a second capacitive elements coupled in parallel between terminals of a second resistive element of the resistive network associated with the stage.

15. The N-bit DAC of claim 14 wherein the switches in each of the N stages comprise MOS transistors and wherein the first and second capacitive elements of each of the first subset of the (N-M) stages has a capacitance substantially twice a drain-to-substrate capacitance of one of the MOS transistors.

16. A digital-to-analog converter (DAC) comprising:

a first plurality of parallel stages associated with most significant bits of the DAC, each of the first plurality of stages adapted to generate a current and deliver the

current to a pair of current summing nodes of the DAC via a pair of switches responsive to differential data;

a second plurality of stages associated with least significant bits of the DAC, each of the second plurality of stages generating the current and comprising a resistive network, each of the second plurality of stages further comprising a pair of switches adapted to deliver the current generated in the stage to the stage's associated resistive network in response to differential data, each resistive network operable to scale the current it receives and deliver a scaled current defined by a binary weight of its associated stage, the second plurality of stages delivering their scaled currents to the pair of current summing nodes; and

an impedance attenuator comprising a differential amplifier coupled to the pair of summing nodes and adapted to maintain an impedance of each of the current summing nodes and a voltage difference between the current summing nodes within a range defined by a gain of the differential amplifier.

17. A method of converting an N-bit digital signal to an analog signal, the method comprising:

forming  $2^M-1$  parallel stages associated with M most significant bits of the digital data;

generating a current in each of the  $2^M-1$  stages;

delivering the current generated in each of the  $2^M-1$  stages to a pair of current summing nodes via a pair of switches responsive to differential data;

forming (N-M) stages associated with (N-M) least significant bits of the digital data;

generating the current in each of the (N-M) stages;

forming (N-M) resistive networks each associated with a different one of the (N-M) stages;

delivering to each of the (N-M) resistive networks the current generated in its associated stage via a pair of switches responsive to differential data;

scaling the current received by each resistive network in accordance with a binary weight of the resistive network's associated stage, delivering the scaled currents to the pair of current summing nodes;

maintaining an impedance of each of the current summing nodes within a range defined by a gain value; and

maintaining a voltage difference between the current summing nodes within a range defined by the gain value, the difference in the currents delivered to the current summing nodes defining a value of the analog signal.

18. The method of claim 17 further comprising:

coupling the resistive network associated with stage  $i$  of the  $(N-M)$  stages to the resistive network of stage  $(i+1)$  of the  $(N-M)$  stages, wherein  $i$  is an integer representative of a bit position of the stage within the DAC.

19. The method of claim 18 further comprising:

supplying a reference voltage to each of the  $(N-M)$  stages.

20. The method of claim 17 wherein the resistive network associated with each of the  $(N-M)$  stages is an R-2R network.

21. The method of claim 17 further comprising:

forming a cascode current source in each of the  $N$  stages; and

generating the current in each of the  $N$  stages using the cascode current source formed in the stage.

22. The method of claim 17 wherein the switches in each of the  $N$  stages are transistor switches, one of which transistors is responsive to a bit representative of a true data bit received by the DAC and one of which transistors is responsive to a bit representative of a complement of the bit received by the DAC, wherein the transistor switches in all  $N$  stages have a similar size.

23. The method of claim 17 wherein the resistive network associated with each of only a first subset of the  $(N-M)$  stages is an R-2R network.

24. The method of claim 18 wherein the resistive network associated with each of a second subset of the (N-M) stages is coupled to the current summing nodes, said second subset not to include the first subset.

25. The method of claim 17 further comprising:  
tracking the voltages of the current summing nodes; and  
supplying the tracked voltages to the resistive network of at least one of the (N-M) stages.

26. The method of claim 17 further comprising:  
canceling current flow between a reference voltage supplying voltage to the resistive network associated with at least one of the (N-M) stages and the current summing nodes.

27. The method of claim 17 further comprising:  
coupling a first resistive element between a first one of the transistor switches of at least one of the  $2^M-1$  stages and a first one of the current summing nodes; and  
coupling a second resistive element between a second one of the transistor switches of the at least one of the  $2^M-1$  stages and a second one of the current summing nodes.

28. The method of claim 17 further comprising:  
coupling a first capacitive element in parallel between terminals of a first resistive element of a resistive network associated with at least one of the (N-M) stages; and  
coupling a second capacitive element in parallel between terminals of a second resistive element of the resistive network associated with the at least one of the (N-M) stages.

29. The method of claim 28 wherein the switches in each of the N stages comprise MOS transistors and wherein the first and second capacitive elements of each

of the first subset of the (N-M) stages has a capacitance substantially twice a drain-to-substrate capacitance of one of the MOS transistors.

30. A method of converting a digital signal to an analog signal, the method comprising:

forming a first plurality of parallel stages associated with most significant bits of the digital data;

generating a current in each of the first plurality of parallel stages;

delivering the current generated in each of the first plurality of parallel stages to a pair of current summing nodes via a pair of switches responsive to differential data;

forming a second plurality of stages associated with least significant bits of the digital data;

generating the current in each of the second plurality of stages;

forming a first plurality of resistive networks each associated with a different one of the second plurality of stages;

delivering to each of the first plurality of resistive networks the current generated in its associated stage via a pair of switches responsive to differential data;

scaling the current received by each of the first plurality of resistive network in accordance with a binary weight of the resistive network's associated stage, delivering the scaled currents to the pair of current summing nodes;

maintaining an impedance of each of the current summing nodes within a range defined by a gain value; and

maintaining a voltage difference between the current summing nodes within a range defined by the gain value, the difference in the currents delivered to the current summing nodes defining a value of the analog signal.

31. A non-transitory computer readable storage medium comprising instructions that when executed by a processor causes the processor to:

form  $2^M-1$  parallel stages associated with M most significant bits of the digital data;

generate a current in each of the  $2^M-1$  stages;

deliver the current generated in each of the  $2^M-1$  stages to a pair of current summing nodes via a pair of switches responsive to differential data;

form (N-M) stages associated with (N-M) least significant bits of the digital data;

generate the current in each of the (N-M) stages;

form (N-M) resistive networks each associated with a different one of the (N-M) stages;

deliver to each of the (N-M) resistive networks the current generated in its associated stage via a pair of switches responsive to differential data;

scale the current received by each resistive network in accordance with a binary weight of the resistive network's associated stage, deliver the scaled currents to the pair of current summing nodes;

maintain an impedance of each of the current summing nodes within a range defined by a gain value; and

maintain a voltage difference between the current summing nodes within a range defined by the gain value, the difference in the currents delivered to the current summing nodes defining a value of the analog signal.

32. The non-transitory computer readable storage medium of claim 31 wherein the instructions further causes the processor to:

couple the resistive network associated with stage  $i$  of the (N-M) stages to the resistive network of stage  $(i+1)$  of the (N-M) stages, wherein  $i$  is an integer representative of a bit position of the stage within the DAC.

33. The non-transitory computer readable storage medium of claim 32 wherein the instructions further causes the processor to:

supply a reference voltage to each of the (N-M) stages.

34. The non-transitory computer readable storage medium of claim 31 wherein the resistive network associated with each of the (N-M) stages is an R-2R network.

35. The non-transitory computer readable storage medium of claim 31 wherein the instructions further causes the processor to:

form a cascode current source in each of the N stages; and  
generate the current in each of the N stages using the cascode current source formed in the stage.

36. The non-transitory computer readable storage medium of claim 31 wherein the switches in each of the N stages are transistor switches, one of which transistors is responsive to a bit representative of a true data bit received by the DAC and one of which transistors is responsive to a bit representative of a complement of the bit received by the DAC, wherein the transistor switches in all N stages have a similar size.

37. The non-transitory computer readable storage medium of claim 31 wherein the resistive network associated with each of only a first subset of the (N-M) stages is an R-2R network.

38. The non-transitory computer readable storage medium of claim 31 wherein the resistive network associated with each of a second subset of the (N-M) stages is coupled to the current summing nodes, said second subset not to include the first subset.

39. The non-transitory computer readable storage medium of claim 31 wherein the instructions further causes the processor to:  
track the voltages of the current summing nodes; and  
supply the tracked voltages to the resistive network of at least one of the (N-M) stages.

40. The non-transitory computer readable storage medium of claim 31 wherein the instructions further causes the processor to:  
cancel current flow between a reference voltage supplying voltage to the resistive network associated with at least one of the (N-M) stages and the current summing nodes.

41. The non-transitory computer readable storage medium of claim 31 wherein the instructions further cause the processor to:

couple a first resistive element between a first one of the transistor switches of at least one of the  $2^M-1$  stages and a first one of the current summing nodes; and

couple a second resistive element between a second one of the transistor switches of the at least one of the  $2^M-1$  stages and a second one of the current summing nodes.

42. The non-transitory computer readable storage medium of claim 31 wherein the instructions further causes the processor to:

couple a first capacitive element in parallel between terminals of a first resistive element of a resistive network associated with at least one of the (N-M) stages; and

couple a second capacitive element in parallel between terminals of a second resistive element of the resistive network associated with the at least one of the (N-M) stages.

43. The non-transitory computer readable storage medium of claim 42 wherein the switches in each of the N stages comprise MOS transistor and wherein the first and second capacitive elements of each of the first subset of the (N-M) stages has a capacitance substantially twice a drain-to-substrate capacitance of one of the MOS transistors.

44. The non-transitory computer readable storage medium of claim 43 wherein the first and second capacitive elements of the at least one of the  $2^M-1$  stages has a capacitance substantially twice a drain-to-substrate capacitance of one of the MOS transistors.

45. A non-transitory computer readable storage medium comprising instructions that when executed by a processor cause the processor to:

form a first plurality of parallel stages associated with most significant bits of the digital data;

generate a current in each of the first plurality of parallel stages;

deliver the current generated in each of the first plurality of parallel stages to a pair of current summing nodes via a pair of switches responsive to differential data;

form a second plurality of stages associated with least significant bits of the digital data;

generate the current in each of the second plurality of stages;

form a first plurality of resistive networks each associated with a different one of the second plurality of stages;

deliver to each of the first plurality of resistive networks the current generated in its associated stage via a pair of switches responsive to differential data;

scale the current received by each resistive network in accordance with a binary weight of the resistive network's associated stage, deliver the scaled currents to the pair of current summing nodes;

maintain an impedance of each of the current summing nodes within a range defined by a gain value; and

maintain a voltage difference between the current summing nodes within a range defined by the gain value, the difference in the currents delivered to the current summing nodes defining a value of the analog signal.

46. An N-bit digital-to-analog converter (DAC) comprising:

means for forming  $2^M-1$  parallel stages associated with M most significant bits of the digital data;

means for generating a current in each of the  $2^M-1$  stages;

means for delivering the current generated in each of the  $2^M-1$  stages to a pair of current summing nodes via a pair of switches responsive to differential data;

means for forming (N-M) stages associated with (N-M) least significant bits of the digital data;

means for generating the current in each of the (N-M) stages;

means for forming (N-M) resistive networks each associated with a different one of the (N-M) stages;

means for delivering to each of the (N-M) resistive networks the current generated in its associated stage via a pair of switches responsive to differential data;

means for scaling the current received by each resistive network in accordance with a binary weight of the resistive network's associated stage,

means for delivering the scaled currents to the pair of current summing nodes;

means for maintaining an impedance of each of the current summing nodes within a range defined by a gain value; and

means for maintaining a voltage difference between the current summing nodes within a range defined by the gain value, the difference in the currents delivered to the current summing nodes defining a value of the analog signal.

47. The N-bit digital-to-analog converter (DAC) of claim 46 further comprising:  
means for coupling the resistive network associated with stage  $i$  of the (N-M) stages to the resistive network of stage  $(i+1)$  of the (N-M) stages, wherein  $i$  is an integer representative of a bit position of the stage within the DAC.

48. The N-bit digital-to-analog converter (DAC) of claim 47 further comprising:  
means for supplying a reference voltage to each of the (N-M) stages.

49. The N-bit digital-to-analog converter (DAC) of claim 46 wherein the resistive network associated with each of the (N-M) stages is an R-2R network.

50. The N-bit digital-to-analog converter (DAC) of claim 46 further comprising:  
means for forming a cascode current source in each of the N stages; and  
means for generating the current in each of the N stages using the cascode current source formed in the stage.

51. The N-bit digital-to-analog converter (DAC) of claim 46 wherein the switches in each of the N stages are transistor switches, one of which transistors is responsive to a bit representative of a true data bit received by the DAC and one of which transistors is responsive to a bit representative of a complement of the bit received by the DAC, wherein the transistor switches in all N stages have a similar size.

52. The N-bit digital-to-analog converter (DAC) of claim 46 wherein the resistive network associated with each of only a first subset of the (N-M) stages is an R-2R network.

53. The N-bit digital-to-analog converter (DAC) of claim 47 wherein the resistive network associated with each of a second subset of the (N-M) stages is coupled to the current summing nodes, said second subset not to include the first subset.

54. The N-bit digital-to-analog converter (DAC) of claim 46 further comprising:  
means for tracking the voltages of the current summing nodes; and  
means for supplying the tracked voltages to the resistive network of at least one of the (N-M) stages.

55. The N-bit digital-to-analog converter (DAC) of claim 46 further comprising:  
means for canceling current flow between a reference voltage supplying voltage to the resistive network associated with at least one of the (N-M) stages and the current summing nodes.

56. The N-bit digital-to-analog converter (DAC) of claim 46 further comprising:  
means for coupling a first resistive element between a first one of the transistor switches of at least one of the  $2^M-1$  stages and a first one of the current summing nodes; and  
means for coupling a second resistive element between a second one of the transistor switches of the at least one of the  $2^M-1$  stages and a second one of the current summing nodes.

57. The N-bit digital-to-analog converter (DAC) of claim 46 further comprising:  
means for coupling a first capacitive element in parallel between terminals of a first resistive element of a resistive network associated with at least one of the (N-M) stages; and  
means for coupling a second capacitive element in parallel between terminals of a second resistive element of the resistive network associated with the at least one of the (N-M) stages.

58. The N-bit digital-to-analog converter (DAC) of claim 57 wherein the switches in each of the N stages comprise MOS transistors and wherein the first and second capacitive elements of each of the first subset of the (N-M) stages has a

capacitance substantially twice a drain-to-substrate capacitance of one of the MOS transistors.

59. A digital-to-analog converter comprising:
- means for forming a first plurality of parallel stages associated with most significant bits of the digital data;
  - means for generating a current in each of the first plurality of parallel stages;
  - means for delivering the current generated in each of the first plurality of parallel stages to a pair of current summing nodes via a pair of switches responsive to differential data;
  - means for forming a second plurality of stages associated with (N-M) least significant bits of the digital data;
  - means for generating the current in each of the second plurality stages;
  - means for forming a first plurality of resistive networks each associated with a different one of the second plurality of stages;
  - means for delivering to each of the first plurality of resistive networks the current generated in its associated stage via a pair of switches responsive to differential data;
  - means for scaling the current received by each resistive network in accordance with a binary weight of the resistive network's associated stage,
  - means for delivering the scaled currents to the pair of current summing nodes;
  - means for maintaining an impedance of each of the current summing nodes within a range defined by a gain value; and
  - means for maintaining a voltage difference between the current summing nodes within a range defined by the gain value, the difference in the currents delivered to the current summing nodes defining a value of the analog signal.




FIG. 1




FIG. 2

3/12




FIG. 3




FIG. 4





FIG. 5

6/12






FIG. 7




FIG. 8

9/12




FIG. 9




FIG. 10




FIG. 11

12/12




FIG. 12

## INTERNATIONAL SEARCH REPORT

International application No

PCT/US2014/020373

## A. CLASSIFICATION OF SUBJECT MATTER

INV. H03M1/08

ADD. H03M1/68

H03M1/74

H03M1/78

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data, COMPENDEX, INSPEC, IBM-TDB

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2003/001766 A1 (SONG HONGJIANG [US]) 2 January 2003 (2003-01-02)	1,2,4, 6-18, 20-32, 34-47, 49-59
Y	paragraphs [0004], [0025], [0045]; figures 2,3,4,5,8,9	3,19,33, 48
Y	US 2012/050085 A1 (KON MASUMI [JP]) 1 March 2012 (2012-03-01) paragraph [0035]; figures 1,10	3,5,19, 33,48
Y	US 8 169 353 B2 (SEO DONGWON [US] ET AL) 1 May 2012 (2012-05-01) cited in the application paragraph [0052]; figure 3	5



Further documents are listed in the continuation of Box C.



See patent family annex.

## \* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

4 August 2014

Date of mailing of the international search report

11/08/2014

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040,  
Fax: (+31-70) 340-3016

Authorized officer

Galardi, Leonardo

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2014/020373

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2003001766	A1	02-01-2003	NONE
-----			
US 2012050085	A1	01-03-2012	JP 2012050004 A 08-03-2012
		US 2012050085 A1	01-03-2012
-----			
US 8169353	B2	01-05-2012	CN 102549929 A 04-07-2012
		EP 2484016 A1	08-08-2012
		JP 2013507066 A	28-02-2013
		KR 20120093240 A	22-08-2012
		US 2011074615 A1	31-03-2011
		WO 2011041612 A1	07-04-2011
-----			