




(72) MITRA, RAJAT K., US

(72) TANN, CHRISTOPHER, US


(71) MOTOROLA, INC., US

(51) Int.Cl.⁶ G06F 9/00, G06F 11/10, G06F 7/06

(30) 1998/05/29 (09/087,302) US


(54) **SYSTEME, DISPOSITIF ET PROCEDURE PERMETTANT DE COMMUNIQUER AVEC UN PERIPHERIQUE D'ORDINATEUR ET DE L'INITIALISER**

(54) **SYSTEM, DEVICE, AND METHOD FOR COMMUNICATING WITH AND INITIALIZING A COMPUTER PERIPHERAL**



(57) L'invention concerne un système (800), un dispositif et un procédé qui permettent à un dispositif hôte (102) de communiquer avec un périphérique non initialisé et de l'initialiser. Le système comprend, sur le périphérique (300), une logique qui permet de stocker un masque séparé, correspondant à chacun des emplacements de mémoire faisant partie d'une pluralité d'emplacements de mémoire, et une logique qui réagit à une demande de lecture d'un emplacement de mémoire en émettant en sortie un OU exclusif au niveau du bit entre les données stockées dans ledit emplacement et le masque correspondant. Le masque est égal à un OU

(57) A system (800), device, and method allowing a host device (102) to communicate with, and initialize, an uninitialized peripheral device includes, on the peripheral device (300), logic for storing a separate mask corresponding to each of a plurality of memory locations, and logic, responsive to a request for reading a memory location, for outputting a bit-wise exclusive-OR of data stored in the memory location and the corresponding mask, the mask is equal to a bit-wise exclusive-OR of a predetermined configuration value and a preset value, if the memory location is not preprogrammed with configuration information, the bit-



(21) (A1) **2,334,280**

(86) 1999/04/09

(87) 1999/12/09

exclusif au niveau du bit entre une valeur de configuration prédéterminée et une valeur préétablie. Donc, si l'emplacement de mémoire n'est pas préprogrammé avec des informations de configuration, le OU exclusif entre les données stockées dans ledit emplacement et le masque correspondant donnent une valeur de configuration par défaut valable. Une fois que l'hôte est capable de communiquer avec le périphérique, il le programme en stockant dans l'emplacement de mémoire une nouvelle valeur de données égale au OU exclusif au niveau du bit entre une nouvelle valeur de configuration et le masque correspondant.


wise exclusive-OR of the data stored in the host device is able to communicate with the peripheral device, the host device programs the peripheral device by storing in the memory location a new data value equal to the bit-wise exclusive-OR of a new configuration value and the corresponding mask.

**PCT**WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 9/00, 7/06, 11/10	A1	(11) International Publication Number: WO 99/63428 (43) International Publication Date: 9 December 1999 (09.12.99)
(21) International Application Number: PCT/US99/07843 (22) International Filing Date: 9 April 1999 (09.04.99) (30) Priority Data: 09/087,302 29 May 1998 (29.05.98) US (71) Applicant: MOTOROLA INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (72) Inventors: MITRA, Rajat, K.; 3107 Francis Avenue, Mansfield, MA 02048 (US). TANN, Christopher; 377 Manila Drive, San Jose, CA 95119 (US). (74) Agents: WOOD, J., Ray et al.; Motorola Inc., Intellectual Property Dept., 1303 East Algonquin Road, Schaumburg, IL 60196 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published With international search report.

(54) Title: SYSTEM, DEVICE, AND METHOD FOR COMMUNICATING WITH AND INITIALIZING A COMPUTER PERIPHERAL



(57) Abstract

A system (800), device, and method allowing a host device (102) to communicate with, and initialize, an uninitialized peripheral device includes, on the peripheral device (300), logic for storing a separate mask corresponding to each of a plurality of memory locations, and logic, responsive to a request for reading a memory location, for outputting a bit-wise exclusive-OR of data stored in the memory location and the corresponding mask, the mask is equal to a bit-wise exclusive-OR of a predetermined configuration value and a preset value, if the memory location is not preprogrammed with configuration information, the bit-wise exclusive-OR of the data stored in the host device is able to communicate with the peripheral device, the host device programs the peripheral device by storing in the memory location a new data value equal to the bit-wise exclusive-OR of a new configuration value and the corresponding mask.

SYSTEM, DEVICE, AND METHOD FOR COMMUNICATING WITH AND INITIALIZING A COMPUTER PERIPHERAL

5

Background

1. Field of the Invention

The invention relates generally to communication systems, and more particularly to communicating with and initializing an uninitialized computer peripheral device.

10

2. Discussion of Related Art

In a typical computer system such as a personal computer or workstation, various peripheral devices are used to provide input/output capabilities for the computer system. For example, a typical computer system includes peripheral devices such as a disk drive, a CD-ROM drive, audio/video/graphics controllers, a local area network adapter, and a modem.

15

Architecturally, the peripheral devices are interconnected with a central processing unit (CPU) and memory in the computer system by means of a peripheral bus.

One type of peripheral bus in widespread use is the Peripheral Component Interconnect (PCI) bus. PCI is a standardized bus architecture that permits very high speed burst transfers to and from the peripheral devices. Each peripheral device on the PCI bus, referred to as a "PCI peripheral device," supports and participates in the PCI bus protocol. During startup of the computer system, each PCI peripheral device is identified and assigned any computer system resources that it requires.

20

In order to be identified during computer system startup, each PCI peripheral device is capable of reporting certain information (hereinafter referred to as "configuration information") which identifies the PCI peripheral device and indicates the computer system resources required by the PCI peripheral device. Therefore, a typical PCI peripheral device includes either hard-coded logic or a programmable non-volatile memory for storing configuration information. Where hard-coded logic is used for storing configuration information, the configuration information cannot be changed once the configuration information is hard-coded in the logic. Where a programmable non-volatile memory is used for storing configuration information, the configuration information must be pre-programmed before the PCI peripheral device can operate on the PCI bus, although the configuration information can be subsequently changed if necessary by re-programming the programmable non-volatile memory. This latter approach is preferred over the hard-coded approach due to the ability to change the configuration information if necessary, for example, due to a software or hardware upgrade of the PCI peripheral device. However, the step of pre-programming the programmable non-volatile memory is an additional step taken prior to installation of the PCI peripheral device, typically during manufacturing of the PCI peripheral device, and therefore adds a certain cost to the PCI peripheral device. A PCI peripheral device that is programmable but also requires no pre-programming is desirable.

25

30

35

40

WO 99/63428

PCT/US99/07843

Brief Description of the Drawing

In the Drawing,

FIG. 1 shows a diagram of an exemplary computer system 100 such as a personal computer or workstation as is known in the art;

5 FIG. 2 shows a block diagram of an exemplary PCI Peripheral 112 as is known in the art;

FIG. 3 shows a block diagram of a preferred embodiment of a PCI Peripheral 300 in accordance with the present invention;

FIG. 4 shows a diagram of a preferred embodiment of Control Logic 302 in accordance with the present invention;

10 FIG. 5 shows a diagram of a preferred embodiment of the Embedded ROM Logic 422 in accordance with the present invention;

FIG. 6 shows a diagram of a preferred embodiment of the Output Selection Logic 438 in accordance with the present invention;

15 FIG. 7 shows a flow chart of a method for providing configuration information values in a PCI peripheral device in accordance with a preferred embodiment of the present invention;

FIG. 8 shows a diagram of a computer system 800 including both prior art PCI Peripherals 112 and a PCI Peripheral 300 in accordance with a preferred embodiment of the present invention; and

20 FIG. 9 shows a flow chart of a method for modifying a configuration information value in a PCI peripheral device in accordance with a preferred embodiment of the present invention.

Detailed Description

FIG. 1 shows an exemplary computer system 100 such as a personal computer or workstation as is known in the art. As shown in FIG. 1, the computer system 100 includes a Host
25 Central Processing Unit (CPU) 102, predominantly for executing software programs that control the operation of the computer system 100. The computer system 100 also includes a number of PCI Peripherals 112, through 112_N (referred to collectively as "PCI Peripherals 112" and individually as a "PCI Peripheral 112") for providing various input/output capabilities for the computer system 100. The computer system 100 further includes a Memory 104 for storing the software programs
30 executed by the Host CPU 102, and also for storing data used by the Host CPU 102 and the PCI Peripherals 112.

The Host CPU 102, the Memory 104, and the PCI Peripherals 112 have different interface requirements. Therefore, in order to allow the Host CPU 102, the Memory 104, and the Peripherals 112 to interface with each other, the computer system 100 also includes a
35 Cache/Bridge 106. The Cache/Bridge 106 is coupled to the Host CPU 102 by means of a CPU Local Bus 108, to the Memory 104 by means of a Memory Bus 110, and to the PCI Peripherals 112 by means of a PCI Bus 114. The Cache/Bridge 106 coordinates transfers of information between the Host CPU 102, the Memory 104, and the PCI Peripherals 112.

Before a PCI Peripheral 112 can operate within the computer system 100, the PCI
40 Peripheral 112 must be allocated any system resources that it requires such as a base address,

WO 99/63428

PCT/US99/07843

memory, and interrupts. Therefore, during startup of the computer system 100, the Host CPU 102 executes configuration software that is stored in the Memory 104. The configuration software scans the PCI Bus 114 and reads configuration information from each PCI Peripheral 112. The configuration information typically includes parameters for indicating a vendor identification
5 number, a device identification number, a device serial number, device interrupt requirements, base address register requirements, memory requirements, and device capabilities. The configuration information identifies the PCI Peripheral 112 and indicates to the configuration software the system requirements and capabilities of the PCI Peripheral 112.

After receiving configuration information from each PCI Peripheral 112, the configuration
10 software allocates base address, memory, and interrupt resources to the PCI Peripherals 112 based on the system requirements of each PCI Peripheral 112. The PCI Peripherals 112 are then able to operate within the computer system 100.

FIG. 2 shows a typical PCI Peripheral 112 as is known in the art. As shown in FIG. 2, the PCI Peripheral 112 includes a logic block 201 that includes substantially all of the logic for
15 performing the specific functions of the PCI Peripheral 112. Logic block 201 is typically embodied in an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA), or a microprocessor responsive through a set of program instructions stored in an associated memory. The PCI Peripheral 112 also includes a serial electronically erasable programmable read-only memory (EEPROM) 210 or other programmable non-volatile memory for storing configuration
20 information and other data. The logic block 201 is coupled to the EEPROM 210 through an interface that allows the logic block 201 to read data from, and write data into, the EEPROM 210.

The logic block 201 includes PCI Interface Logic 202 that is coupled to the PCI Bus 114 to provide a PCI-compliant interface to the PCI Peripheral 112. The logic block 201 also includes Peripheral Specific Logic 206 for implementing specific device functions such as network interface
25 functions for a network interface adapter, or modem functions for a modem. PCI Interface Logic 202 and Peripheral Specific Logic 206 are coupled to, and interface through, Registers 204. The logic block 201 further includes EEPROM Interface Logic 208 coupled to the EEPROM 210 and to both the PCI Interface Logic 202 and the Peripheral Specific Logic 206. EEPROM Interface Logic 208 allows the PCI Interface Logic 202 and the Peripheral Specific Logic 206 to interface with the
30 EEPROM 210. Specifically, the EEPROM Interface Logic 208 allows the PCI Interface Logic 202 and the Peripheral Specific Logic 206 to read configuration information and other data from the EEPROM 210 and to write configuration information and other data into the EEPROM 210.

In the PCI Peripheral 112, the PCI Interface Logic 202 obtains configuration information during computer system startup by reading corresponding memory locations in the EEPROM 210.
35 If the corresponding memory locations have not been programmed with valid configuration information values prior to startup, then the corresponding memory locations will contain preset values that, in a typical programmable non-volatile memory such as EEPROM 210, are equal to all ones. Thus, the configuration information read from the EEPROM 210 and sent to the configuration software will be equal to all ones. Configuration information comprising all ones is
40 invalid, and therefore the configuration software will be unable to identify the PCI Peripheral 112

WO 99/63428

PCT/US99/07843

and will be unable to allocate system resources to the PCI Peripheral 112. Consequently, the EEPROM 210 must be pre-programmed with configuration information before the PCI Peripheral 112 can function within the computer system 100.

As discussed above, a need remains for a PCI peripheral device that is programmable but also requires no pre-programming before the PCI peripheral device can operate within the computer system. The present invention includes a PCI peripheral device that reports default configuration information if it has not been pre-programmed with configuration information. The default configuration information allows the PCI peripheral device to operate within the computer system, at least to the extent that the configuration software is able to identify the PCI peripheral device. Once the PCI peripheral device is able to operate in the computer system, the configuration software (or other software) is able to program the PCI peripheral device with new configuration information.

A PCI peripheral device in accordance with the present invention includes both hard-coded logic and a programmable non-volatile memory. Each memory location in the programmable non-volatile memory is associated with a corresponding mask stored in the hard-coded logic. When an attempt is made to read a particular memory location of the programmable non-volatile memory, logic on the PCI peripheral device outputs a masked value rather than outputting the actual (unmasked) value stored in the memory location. The masked value is equal to a bit-wise exclusive-OR of the actual value stored in the memory location and the corresponding mask stored in the hard-coded logic. Each mask is selected such that, if the value read from the corresponding memory location is the all ones value, the resulting masked value will be equal to a predetermined default configuration information value. Thus, in a preferred embodiment of the present invention, the PCI peripheral device requires no pre-programming in order to operate within the computer system.

Once the configuration software is able to communicate with the PCI peripheral device using the default configuration information, the configuration software (or other software) can modify the configuration information if necessary. In order to change a particular configuration information value to a new configuration information value, the software stores a new data value in the corresponding memory location in the programmable non-volatile memory on the PCI peripheral device. The new data value is selected so that the masked value that is output by the PCI peripheral device is equal to the new configuration information value. Therefore, the new data value is equal to the bit-wise exclusive-OR of the new configuration information value and the corresponding mask. The software uses standard PCI-defined data transfer mechanisms to write the new data value into the memory location. Thus, a preferred embodiment of the present invention provides means for re-programming configuration information.

FIG. 3 shows an exemplary embodiment of a preferred PCI Peripheral 300 in accordance with the present invention. The PCI Peripheral 300 includes a logic block 301 that includes substantially all of the logic for performing the specific functions of the PCI Peripheral 300. Logic block 301 is preferably embodied in an Application Specific Integrated Circuit (ASIC), although the logic block 301 may also be embodied in a Field Programmable Gate Array (FPGA) or a

WO 99/63428

PCT/US99/07843

microprocessor responsive through a set of program instructions stored in an associated memory. The PCI Peripheral 300 also includes the serial electronically erasable programmable read-only memory (EEPROM) 210 or other programmable non-volatile memory for storing configuration information and other data. The logic block 301 is coupled to the EEPROM 210 through an interface that allows the logic block 301 to read data from, and write data into, the EEPROM 210.

The logic block 301 includes PCI Interface Logic 202 that is coupled to the PCI Bus 114 for providing a PCI-compliant interface for the PCI Peripheral 300. The logic block 301 also includes Peripheral Specific Logic 206 for implementing specific device functions such as network interface functions for a network interface adapter or modem functions for a modem. PCI Interface Logic 202 and Peripheral Specific Logic 206 are coupled to, and interface through, Registers 204. The logic block 301 further includes EEPROM Interface Logic 208 that allows the logic block 301 to interface with the EEPROM 210. The PCI Interface Logic 202, the Peripheral Specific Logic 206, the Registers 204, and the EEPROM Interface Logic 208 in the preferred logic block 301 are substantially identical to the corresponding logic in the prior art logic block 201 shown in FIG. 2.

Continuing to refer to FIG. 3, the logic block 301 includes Control Logic 302 for outputting masked values as described above. The Control Logic 302 (described in greater detail with respect to FIG. 4 below) is coupled between the PCI Interface Logic 202 and the Peripheral Specific Logic 206 on the one hand and the EEPROM Interface Logic 208 on the other hand. The Control Logic 302 intercepts each attempt by the PCI Interface Logic 202 or the Peripheral Specific Logic 206 to read a memory location in the EEPROM 210. The Control Logic 302 obtains the actual value stored in the memory location by means of the EEPROM Interface Logic 208. The Control Logic 302 then outputs to the PCI Interface Logic 202 or the Peripheral Specific Logic 206 either the actual value or a masked value according to the state of an ACCESS_MODE signal 304 received from the Registers 204. Where the ACCESS_MODE signal 304 selects a masked value (which is the default selection), the Control Logic 302 outputs a masked value equal to a bit-wise exclusive-OR of the actual value and the corresponding mask hard-coded in the Control Logic 302.

FIG. 4 shows a preferred embodiment of Control Logic 302. In the preferred embodiment, the Control Logic 302 is configured so that the PCI Interface Logic 202 receives masked values and the Peripheral Specific Logic 206 receives unmasked values. The PCI Interface Logic 202 always receives masked values because the PCI Interface Logic 202 must be able to provide the configuration information whether or not the EEPROM 210 has been pre-programmed. The Peripheral Specific Logic 206 receives unmasked values because the Peripheral Specific Logic 206 uses the EEPROM 210 for storing application-specific data, and generally does not need to access the configuration information.

As shown in FIG. 4, the Control Logic 302 interfaces with the PCI Interface Logic 202 by means of three signals. The Control Logic 302 is operably coupled to receive, as inputs from the PCI Interface Logic 202, a chip select input signal (CHIP SEL) 402 and a data input signal (DATA IN) 404. When the PCI Interface Logic 202 needs to access the EEPROM 210, for example, to read or write data, the PCI Interface Logic 202 asserts the chip select input signal 402 by driving the chip select input signal 402 to a logic level one, and sends commands on the data input signal

WO 99/63428

PCT/US99/07843

404. The Control Logic 302 outputs data to the PCI Interface Logic 202 over a data output signal 410.

Similarly, the Control Logic 302 interfaces with the Peripheral Specific Logic 206 by means of three signals. The Control Logic 302 is operably coupled to receive, as inputs from the Peripheral Specific Logic 206, a chip select input signal (CHIP SEL) 406 and a data input signal (DATA IN) 408. When the Peripheral Specific Logic 206 needs to access the EEPROM 210, for example, to read or write data, the Peripheral Specific Logic 206 asserts the chip select input signal 406 by driving the chip select input signal 406 to a logic level one, and sends commands on the data input signal 408. The Control Logic 302 outputs data to the Peripheral Specific Logic 206 over a data output signal 412.

Chip select input signals 402 and 406 are routed as inputs to a Logical-OR Gate 414, which outputs, as chip select signal 418, the logical-OR of chip select input signals 402 and 406. Thus, chip select signal 418 is asserted if either of the chip select input signals 402 and 406 is asserted. Chip select signal 418 is routed to both the EEPROM Interface Logic 208 and to Embedded ROM Logic 422.

Data input signals 404 and 408 are routed to the data inputs of a Multiplexer 416. The Multiplexer 416 also receives as an input the ACCESS_MODE signal 304 from the Registers 204. Multiplexer 416 outputs, as output data signal 420, one of the data input signals 404 and 408 based on the state of the ACCESS_MODE signal 304. Specifically, Multiplexer 416 outputs the data input signal 404 if the ACCESS_MODE signal 304 is at logic level zero (which is the default logic level), and outputs the data input signal 408 if the ACCESS_MODE signal 304 is at logic level one. Thus, in the preferred embodiment, ACCESS_MODE signal 304 determines whether the PCI Interface Logic 202 or the Peripheral Specific Logic 206 has access to the EEPROM 210. Data signal 420 is routed to both the EEPROM Interface Logic 208 and to Embedded ROM Logic 422.

Embedded ROM Logic 422 (described in greater detail with respect to FIG. 5 below) is operably coupled to receive the chip select signal 418 and the data signal 420. The Embedded ROM Logic 422 includes, among other things, the hard-coded logic for storing the masks. When the chip select signal 418 is asserted, the Embedded ROM Logic 422 mimics the functions of the EEPROM 210 by decoding commands on the data signal 420. If the command is for reading a particular memory location in the EEPROM 210, the Embedded ROM Logic 422 outputs the corresponding mask on signal 426 in synchronization with the data output by the EEPROM Interface Logic 208 on signal 428. If the command is not for reading a particular memory location in the EEPROM 210, then Embedded ROM Logic 422 ignores the command.

Signals 426 and 428 are routed as inputs to Bit-Wise Exclusive-OR Logic 424, which outputs, as signal 430, the bit-wise exclusive-OR of the signals 426 and 428. Signals 430 and 428 are routed to the data inputs of a Multiplexer 434. The Multiplexer 434 also receives the ACCESS_MODE signal 304 as an input from the Registers 204. Multiplexer 434 outputs, as output data signal 436, one of the signals 430 and 428 based on the state of the ACCESS_MODE signal 304. Specifically, Multiplexer 434 outputs the signal 430 if the ACCESS_MODE signal 304 is at logic level zero (which is the default logic level), and outputs the signal 428 if the

WO 99/63428

PCT/US99/07843

ACCESS_MODE signal 304 is at logic level one. Thus, in the preferred embodiment, ACCESS_MODE signal 304 determines whether the Multiplexer 434 outputs the actual data value from the EEPROM 210 or the masked value.

Signal 436 from Multiplexer 434 is routed as an input to Output Selection Logic 438. The
 5 Output Selection Logic 438 (described in greater detail with respect to FIG. 6 below) also receives the ACCESS_MODE signal 304 as an input from the Registers 204. If the ACCESS_MODE signal 304 is at logic level zero (which is the default logic level), the Output Selection Logic 438 routes the signal 436 to the data output signal 410 and forces the data output signal 412 to zero. If the ACCESS_MODE signal 304 is at logic level one, the Output Selection Logic 438 routes the signal
 10 436 to the data output signal 412 and forces the data output signal 410 to zero.

Referring to FIG. 5, Embedded ROM Logic 422 includes Mask Storage Logic 504 for storing hard-coded masks. The Mask Storage Logic 504 includes a separate hard-coded mask for each of a number of memory locations in the EEPROM 210. Embedded ROM Logic 422 also includes Decoding Logic 502 that is operably coupled to receive the chip select signal 418 and the
 15 data signal 420. When the chip select signal 418 is asserted, the Decoding Logic 502 decodes the command received on the data signal 420. If the command is for reading a particular memory location in the EEPROM 210, the Decoding Logic 502 activates the Mask Selection Logic 506. The Mask Selection Logic 506 obtains a memory location indicator from the Decoding Logic 502 over the interface 510, and selects a corresponding mask from the Mask Storage Logic 504. The
 20 Mask Selection Logic 506 passes the selected mask to Mask Output Logic 508, which outputs the mask on signal 426.

As shown in FIG. 6, Output Selection Logic 438 is operably coupled to receive the ACCESS_MODE signal 304 from the Registers 204 and the signal 436 from the Multiplexer 434. A first AND Gate 602 controls the data output signal 410 which is routed to the PCI Interface Logic
 25 202. A second AND Gate 604 controls the data output signal 412 which is routed to the Peripheral Specific Logic 206. The first AND Gate 602 is activated when the ACCESS_MODE signal 304 is at logic level zero. Therefore, ACCESS_MODE signal 304 is routed as an input to an Inverter 606 that outputs inverted signal 608. The first AND Gate 602 is operably coupled to receive, as its two inputs, the inverted signal 608 and the signal 436 from the Multiplexer 434. The second AND Gate
 30 604 is activated when the ACCESS_MODE signal 304 is at logic level one. The second AND Gate 604 is operably coupled to receive, as its two inputs, the ACCESS_MODE signal 304 and the signal 436 from the Multiplexer 434. When the ACCESS_MODE signal 304 is at logic level zero, the first AND Gate 602 outputs the signal 436, while the second AND Gate 604 outputs zero. When the ACCESS_MODE signal 304 is at logic level one, the first AND Gate 602 outputs zero,
 35 while the second AND Gate 604 outputs the signal 436.

The various mechanisms described with respect to FIGs. 4 and 5 are demonstrated by the following example. We first suppose that a valid default configuration information value corresponding to a particular 16-bit memory location in the EEPROM 210 is equal to 0x342F (where "0x" indicates hexadecimal). The 16-bit memory location in the EEPROM 210 is preset to
 40 the all ones value 0xFFFF. The corresponding mask associated with the 16-bit memory location is

WO 99/63428

PCT/US99/07843

equal to the bit-wise exclusive-OR of the default configuration information value 0x342F and the preset value in the memory location 0xFFFF, which equals 0xCBD0. Thus, the value 0xCBD0 is programmed into the Embedded ROM Logic 422 and specifically into the Mask Storage Logic 504. When the PCI Interface Logic 202 attempts to read the 16-bit memory location, the value 0xFFFF is obtained from the 16-bit memory location in the EEPROM 210 on signal 428, and the corresponding mask 0xCBD0 is obtained from the Embedded ROM Logic 422 on signal 426. The Bit-Wise Exclusive-OR Logic 424 combines the value 0xFFFF with the corresponding mask 0xCBD0 and outputs the value 0x342F on signal 430.

We now suppose that the default configuration information value 0x342F needs to be modified, for example, to be a new configuration information value 0x8AB4. Having established communication with the PCI peripheral using the default value 0x342F, the configuration software (or other software) re-programs the PCI peripheral device by writing a new data value into the 16-bit memory location in the EEPROM 210. The new data value must be such that, when combined with the mask 0xCBD0 using a bit-wise exclusive-OR operation, the new configuration information value 0x8AB4 is obtained. Therefore, the new data value is equal to the bit-wise exclusive-OR of the new configuration information value 0x8AB4 and the mask 0xCBD0, which equals 0x4164. Thus, the new data value 0x4164 is written into the 16-bit memory location in the EEPROM 210. Now when the PCI Interface Logic 202 attempts to read the 16-bit memory location, the value 0x4164 is obtained from the 16-bit memory location in the EEPROM 210 on signal 428, and the corresponding mask 0xCBD0 is obtained from the Embedded ROM Logic 422 on signal 426. The Bit-Wise Exclusive-OR Logic 424 combines the value 0x4164 with the corresponding mask 0xCBD0 and outputs the value 0x8AB4 on signal 430.

The preferred Control Logic 302 shown in FIG. 4 is embodied in a custom-designed Application Specific Integrated Circuit (ASIC) that includes the logic 301 shown in FIG. 3. Numerous alternative embodiments of Control Logic 302 are possible. In one alternative embodiment (not shown), Control Logic 302 is embodied as a program that is stored in a non-volatile memory and used in conjunction with a programmable logic device. The programmable logic device may include, for example, a Field Programmable Gate Array (FPGA) or a microprocessor.

Thus, the Control Logic 302 can be described generally by means of a series or sequence of steps comprising a method for providing configuration information values in a PCI peripheral device, as shown in FIG. 7. The method 700 begins in step 702, and proceeds to receive a command for accessing the programmable non-volatile memory in step 704. The method decodes the command in step 706, and determines whether or not the command is for reading a particular memory location in the programmable non-volatile memory, in step 708. If the command is for reading a particular memory location (YES in step 708), then the method proceeds to produce a masked value that is equal to a bit-wise exclusive-OR of an actual data value obtained from the programmable non-volatile memory and a corresponding mask from a hard-coded logic. In order to produce the masked value in step 710, the method selects the corresponding mask from the hard-coded logic, in step 712. The method receives the actual data value from the memory, in

WO 99/63428

PCT/US99/07843

step 714, and combines the mask with the actual data value using a bit-wise exclusive-OR operation, in step 716. The method terminates in step 799.

As described above, the preferred Control Logic 302 shown in FIG. 4 is configured so that the PCI Interface Logic 202 receives masked values and the Peripheral Specific Logic 206 receives unmasked values. Numerous alternative embodiments of Control Logic 302 are possible. In one alternative embodiment (not shown), Output Selection Logic 438 may be eliminated by routing signal 436 to both data output signals 410 and 412. In yet another alternative embodiment (not shown), both Output Selection Logic 438 and Multiplexer 434 may be eliminated by routing signal 430 to data output signal 410 and routing signal 428 to data output signal 412. Other alternative embodiments will become apparent to the skilled artisan.

The preferred Control Logic 302 shown in FIG. 4 works in conjunction with a serial EEPROM 210 that outputs one bit at a time. Alternative embodiments of the Control Logic 302 may be used with an EEPROM or other programmable non-volatile memory that outputs data in parallel. One alternative embodiment (not shown) includes modified Embedded ROM Logic 422 which outputs the mask in parallel, and also includes modified Bit-Wise Exclusive-OR Logic 424 for receiving signals 426 and 428 in parallel and outputting the resulting masked value serially as signal 430. Other alternative embodiments will become apparent to the skilled artisan.

FIG. 8 shows a computer system 800 including both prior art PCI Peripherals 112 as well as a PCI Peripheral 300 in accordance with the present invention. PCI Peripheral 300 is typically installed into the computer system 800 without being pre-programmed with configuration information. Control Logic 302, shown in FIG. 3 and described in greater detail in FIG. 4, allows the PCI Peripheral 300 to report default configuration information to the configuration software during computer system startup. Therefore, the PCI Peripheral 300 is able to operate within the computer system 800 even though it is not pre-programmed with configuration information.

Computer system 800 can be described generally as a system having a host device in communication with a peripheral device. In the preferred embodiment, the host device is the Host CPU 102 and the peripheral device is the PCI Peripheral 300. The host device includes means for communicating with the peripheral device, which in the preferred embodiment includes communicating through the Cache/Bridge 106 over the CPU Local Bus 108 and the PCI Bus 114. Alternatively, the host device may include its own PCI interface logic for connecting directly to the PCI bus. Also, because the present invention is not limited to use with PCI peripherals, the host device may communicate with the peripheral device over any of a number of other communication links.

Once the PCI Peripheral 300 is able to operate within the computer system 800, the configuration software (or other software) running on the host device can modify the configuration information in the PCI Peripheral 300. In order to change a particular configuration information value to a new configuration information value, the configuration software (or other software) writes a new data value to the PCI Peripheral 300 which is stored in a corresponding memory location in the EEPROM 210. The new data value is equal to the bit-wise exclusive-OR of the new

WO 99/63428

PCT/US99/07843

configuration information value and the corresponding mask. The software uses standard PCI-defined data transfer mechanisms to write the new data value into the memory location.

Thus, the configuration software (or other software) performs a series or sequence of steps comprising a method for modifying a particular configuration information value in a PCI peripheral device, as shown in FIG. 9. The method 900 begins in step 902, and proceeds to determine a new configuration information value in step 904. The method selects a corresponding mask, in step 906, and produces a new data value equal to a bit-wise exclusive-OR of the new configuration information value and the corresponding mask, in step 908. The method then writes the new data value into a corresponding memory location in the PCI peripheral device using standard PCI-defined data transfer mechanisms, in step 910. The method terminates in step 999.

All logic described herein can be embodied using discrete components, integrated circuitry, programmable logic used in conjunction with a programmable logic device such as a Field Programmable Gate Array (FPGA) or microprocessor, or any other means including any combination thereof. Programmable logic can be fixed temporarily or permanently in a tangible medium such as a read-only memory chip, a computer memory, a disk, or other storage medium. Programmable logic can also be fixed in a computer data signal embodied in a carrier wave, allowing the programmable logic to be transmitted over an interface such as a computer bus or communication network. All such embodiments are intended to fall within the scope of the present invention.

While the present invention applies specifically to a PCI peripheral device, it will be apparent to the skilled artisan that the present invention can be applied more generally to other applications that need to be programmable but not pre-programmed with default configuration information. All such applications are intended to fall within the scope of the present invention.

The present invention may be embodied in other specific forms without departing from the essence or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive.

What is claimed is:

WO 99/63428

PCT/US99/07843



1. A device for outputting a masked value from data stored in an external memory device, the external memory device having a plurality of memory locations for storing data, the device characterized by:
- 5 mask storage logic for storing a separate mask for each of the plurality of memory locations; and
- logic, responsive to a request for reading a memory location, for outputting a masked value equal to a bit-wise exclusive-OR of data stored in the memory location and a corresponding mask from the mask storage logic.
- 10
2. The device of claim 1 wherein each mask is equal to a bit-wise exclusive-OR of a predetermined configuration value and a preset value.
3. The device of claim 2 wherein the preset value is equal to an all ones value.
- 15
4. The device of claim 1 wherein the logic for outputting the masked value is further characterized by:
- receiving logic for receiving the data stored in the memory location;
- selecting logic for selecting the corresponding mask from the mask storage logic; and
- 20 bit-wise exclusive-OR logic, operably coupled to receive the data from the receiving logic and the corresponding mask from the selecting logic, for generating and outputting the masked value.
5. The device of claim 4 wherein the selecting logic is characterized by:
- 25 decoding logic for decoding the request for reading the memory location;
- mask selection logic, operably coupled to the decoding logic and to the mask storage logic, for receiving a memory location indicator from the decoding logic and for selecting the corresponding mask from the mask storage logic; and
- mask output logic, operably coupled to receive the selected mask from the mask selection
- 30 logic, for outputting the selected mask in synchronization with the data.

WO 99/63428

PCT/US99/07843


6. A method for outputting a masked value from data stored in an external memory device, the external memory device having a plurality of memory locations for storing data, the method characterized by the steps of:
- receiving a request for reading a memory location;
 - 5 receiving the data stored in the memory location from the external memory device;
 - selecting a corresponding mask from a mask storage logic; and
 - combining the data and the corresponding mask using a bit-wise exclusive-OR operation to produce the masked value.
- 10 7. The method of claim 6 wherein the mask is equal to a bit-wise exclusive-OR of a predetermined configuration value and a preset value.
8. The method of claim 7 wherein the preset value is equal to an all ones value.
- 15 9. The method of claim 6 wherein the step of selecting the corresponding mask from the mask storage logic is characterized by the steps of:
- decoding the request in order to obtain a memory location indicator therefrom; and
 - selecting the mask based on the memory location indicator.
- 20 10. A system having a host device including logic for sending a request to a peripheral device for reading a memory location and a memory device having a plurality of memory locations for storing data, the peripheral device characterized by:
- mask storage logic for storing a separate mask for each of the plurality of memory locations; and
 - 25 logic, responsive to the request for reading the memory location, for sending a masked value to the host device, wherein the masked value is equal to a bit-wise exclusive-OR of data stored in the memory location and a corresponding mask from the mask storage logic.


1/6

**FIG. 1**



PRIOR ART

FIG. 2


*FIG. 3*

**FIG. 4**



4/6


**FIG. 5****FIG. 6**

5/6

**FIG. 7**

6/6

**FIG. 8** 800**FIG. 9**



800