



(19) **United States**

(12) **Patent Application Publication**

(10) **Pub. No.: US 2004/0087046 A1**

Datta et al.

(43) **Pub. Date:**

May 6, 2004

(54) **METHOD FOR TESTING CHIPS ON FLAT SOLDER BUMPS**

Publication Classification

(75) Inventors: **Madhav Datta**, Yorktown Hts, NY (US); **Peter A. Gruber**, Mohegan Lake, NY (US); **Judith M. Rubino**, Ossining, NY (US); **Carlos J. Sambucetti**, Croton Hudson, NY (US); **George F. Walker**, New York, NY (US)

(51) **Int. Cl.⁷** **H01L 21/66**
(52) **U.S. Cl.** **438/14**

(57) **ABSTRACT**

A method for testing integrated circuit chips with probe wires on flat solder bumps and IC chips that are equipped with flat solder bumps are disclosed. In the method, an IC chip that has a multiplicity of bond pads and a multiplicity of flat solder bumps are first provided in which each of the solder bumps has a height less than 1/2 of its diameter on the multiplicity of bond pads. The probe wires can thus be easily used to contact the increased target area on the solder bumps for establishing electrical connection with a test circuit. The probe can further be conducted easily with all the Z height of the bumps are substantially equal. The height of the solder bumps may be suitably controlled by either a planarization process in which soft solder bumps are compressed by a planar surface, or solder bumps are formed in an in-situ mold by either a MSS or an electroplating process for forming solder bumps in the shape of short cylinders. When the MSS method is used for planting the bumps, solder bumps are transferred onto the wafer surface in a substantially flattened hemi-spherical shape.

Correspondence Address:

Randy W. Tung
Tung & Associates
Suite 120
838 W. Long Lake Road
Bloomfield Hills, MI 48302 (US)


(73) Assignee: **International Business Machines Corporation.**






(21) Appl. No.: **10/688,418**

(22) Filed: **Oct. 17, 2003**

Related U.S. Application Data

(62) Division of application No. 09/301,889, filed on Apr. 29, 1999, now Pat. No. 6,656,750.








Figure 4A




Figure 4B




Figure 5A




Figure 5B

METHOD FOR TESTING CHIPS ON FLAT SOLDER BUMPS

FIELD OF THE INVENTION

[0001] The present invention generally relates to a method for testing integrated circuit (IC) chips with probe needles on solder bumps and more particularly, relates to a method for testing IC chips with probe needles on solder bumps that have substantially flattened top surfaces for ease of probing and IC chips that have flattened solder bumps planted on top.

BACKGROUND OF THE INVENTION

[0002] In the fabrication process for IC devices, wafer probing is currently practiced after the evaporated solder has been reflowed such that lead and tin which are deposited sequentially can be properly mixed. In the electroplating deposition process, lead and tin are deposited simultaneously to form an alloy. However, the surface as deposited is rough and soft, thus making it difficult to probe with probe needles. A reflow process is therefore required to produce a smooth, spherical surface for the probe needles. After the reflow process is carried out, the shape of the solder bumps becomes spherical. This is shown in **FIG. 1**.

[0003] The solder ball **10** shown in **FIG. 1** presents a probing target that is difficult to contact. The difficulties encountered are two fold. First, as a spherical shape shown in **FIG. 1**, there is a rapid variation in the Z height for a small change in the X-Y plane, i.e., the distance B shown in **FIG. 1**. The large variation in Z height requires that both the probe wires and the solder balls be extremely well aligned. When a probe wire, or needle, is slightly misplaced in the X-Y plane from the exact center of the solder ball **10**, the probe wire must travel much further in the Z direction to contact the solder ball **10** due to its spherical shape. Secondly, if a solder ball is significantly below the specified volume, as shown in **FIG. 2** where solder ball **20** has a lower than specified volume, the probe wire **22** must travel further in the Z direction to contact the top surface of the solder ball **20**. Both of the above described problems require the probe wire to be overdriven, or the entire probe head to be overdriven, such that all the probe wires are pushed harder against their solder ball targets so that the probe wires for either a low volume or an off-center ball still hit their target. This presents another processing problem in that since most solder balls are of the proper size and in the correct location, overdriven probe wires can damage these solder balls excessively due to the extra mechanical force required to contact problem balls. This may even result in solder sticking to the probe wires when the probe pad is withdrawn from the wafer, or the chip. This both contaminates the probe head and affects the solder ball volume uniformity. It is therefore desirable to provide an improved chip or wafer testing method in which probe wires are used to contact solder bumps before the bumps are reflowed into solder balls. The solder bumps ideally should have a consistent Z height and increased target area for contacting by the probe wires.

[0004] It is therefore an object of the present invention to provide a method for testing IC chips with probe wires that does not have the drawbacks or shortcomings of the conventional test methods.

[0005] It is another object of the present invention to provide a method for testing IC chips with probe wires by

providing an IC chip with a multiplicity of solder bumps on an active surface wherein the bumps each having a height less than $\frac{1}{2}$ of its diameter.

[0006] It is a further object of the present invention to provide a method for testing IC chips with probe wires on flat solder bumps in which a multiplicity of solder bumps is planted by a technique of evaporation, electroplating, injection molded solder or molten solder screening.

[0007] It is another further object of the present invention to provide a method for testing IC chips with probe wires on solder bumps that have substantially flattened top surfaces such that an increased target area is available for contacting the probe wires.

[0008] It is still another object of the present invention to provide a method for testing IC chips with probe wires on substantially flattened top surfaces of solder bumps by first forming the solder bumps with a soft solder material and then planarizing the bumps by a platen with a planar surface.

[0009] It is yet another object of the present invention to provide a method for testing IC chips with probe wires on substantially flattened top surfaces of solder bumps wherein the solder bumps are deposited in an in-situ solder mold forming pancake-like solder bumps by an electroplating or molten solder screening technique.

[0010] It is still another further object of the present invention to provide an IC chip that has substantially flattened solder bumps on an active surface and the bumps are formed in flattened hemi-spherical shape on a multiplicity of bond pads wherein each of the bumps has a height less than $\frac{1}{2}$ of the maximum diameter of the hemi-spherical shapes.

[0011] It is yet another further object of the present invention to provide an IC chip that has flat solder bumps on an active surface wherein the bumps are formed in cylindrical shape on a multiplicity of bond pads with each of the bumps having a height less than $\frac{1}{2}$ of the diameter of the cylindrical shape.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] These and other objects, features and advantages of the present invention will become apparent upon consideration of the specification and the appended drawings, in which:

[0013] **FIG. 1** is an enlarged, cross-sectional view of a conventional solder ball after a reflow process formed from a solder bump.

[0014] **FIG. 2** is an enlarged, cross-sectional view of a conventional probe testing apparatus with the probe pad and probe wires pressed upon a multiplicity of solder balls planted on an IC chip.

[0015] **FIG. 3A** is an enlarged, cross-sectional view of a present invention IC chip to be tested which contains an under-volumed solder ball planted on top.

[0016] **FIG. 3B** is an enlarged, cross-sectional view of the IC chip of **FIG. 3A** with a flat platen compressed on top surfaces of the solder bumps.

[0017] **FIG. 3C** is an enlarged, cross-sectional view of the present invention IC chip of **FIG. 3A** after the top of the solder bumps are planarized by the flat platen.

[0018] FIG. 4A is an enlarged, cross-sectional view of a present invention IC chip that has flattened hemi-spherical solder bumps planted on a top surface.

[0019] FIG. 4B is an enlarged, cross-sectional view of a present invention IC chip that has electroplated short cylinders planted on a top surface.

[0020] FIG. 5A is an enlarged, cross-sectional view of a present invention IC chip that has solder bumps planted in an in-situ mold placed on top of the chip and filled with a molten solder screening process.

[0021] FIG. 5B is an enlarged, cross-sectional view of the IC chip of FIG. 5A after the solder bumps are reflowed into solder balls for a final chip attach process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0022] The present invention discloses a method for improving electrical probing of evaporated, electroplated or MSS (molten solder screening) deposited solder bumps.

[0023] The MSS technique is a more recently developed method that does not have the limitations of the solder paste screening technique of significant volume reductions between the initial paste and the final solder volume. In the MSS method, pure molten solder is dispensed. When the MSS solder-bumping method is used on large substrates such as 8 inch or 12 inch wafers, surface tension alone is insufficient to maintain intimate contact between a mold and a substrate. In order to facilitate the required abutting contact over large surface areas, a new method and apparatus for maintaining such are therefore necessary.

[0024] For instance, in a co-pending application of Attorney Docket No. YO997-216 commonly assigned to the Assignee of the present application and is hereby incorporated by reference in its entirety, a method for forming solder bumps by a MSS technique that does not have the drawbacks or shortcomings of the conventional solder bumping techniques has been proposed. In the method, a flexible die member is used in combination with pressure means to enable the die member to intimately engage a mold surface and thus filling the mold cavities and forming the solder bumps. The flexible die head also serves the function of a wiper by using a trailing edge for removing excess molten solder from the surface of the mold.

[0025] Typically, the present invention method can be performed on an entire wafer or on an IC chip. The present invention novel method can be carried out by several alternative techniques which will be discussed in several embodiments of the present invention.

[0026] The present invention generally discloses a method by which both electroplated C4 chip I/O interconnects and MSS structures can be probed at final wafer test in an improved manner. The improvement is based on the fact that reflowed C4 structures are spherical and present difficult targets to probe uniformly at final wafer test. The fall-off in Z height from spheres not situated on perfect centers or differing in volume is drastic. The present invention provides a method in which the targets, or the C4's to be probed are increased in area, as well as uniform in their Z height such that many processing problems are alleviated or minimized.

[0027] In the conventional practice, wafers plated with 97/3 Pb/Sn are reflowed before final wafer tests. The reflow process is necessary after the C4 evaporation of Pb/Sn through solder masks in order to mix the components and join them to the ball limiting metallurgy on top of the wafer.

[0028] In a preferred embodiment, as shown in FIGS. 3A, 3B and 3C, evaporated solder bump structures after reflow, i.e. solder balls 12 and 14 that are planted on wafer 18 forming an IC device 24, wherein solder ball 14 is under-volumed and has a smaller Z height. In the preferred embodiment method, a flat platen 26 which has a flat planar surface 28 is pressed onto the top surfaces of the solder balls 12, 14 in a planarization process. It should be noted that the solder balls are normally electroplated with 97/3 Pb/Sn solder material and are thus soft enough for the flat platen 26 to flatten the top surfaces.

[0029] After the planarization process is conducted, as shown in FIG. 3B, the solder balls 12,14 are planarized to have the same Z height and a generally increased target area 32,34 on the solder balls, respectively.

[0030] In general, the evaporated structure after reflow can be planarized on the handler during final test in order to increase, i.e., up to four fold, the target area to be probed while eliminating the probe overdrive which would otherwise be necessary for contacting an under-volumed ball. The amount of planarization of the C4 balls is limited by the reflow characteristics of the structure after probing.

[0031] For both evaporated and electroplated solder balls, a reflow step is normally required after deposition for mixing the alloy materials, such as lead and tin. For high temperature solder balls which typically reflow at about 300° C., it is possible to planarize the array of solder balls before probing. This is possible because these alloys contain mostly lead (90% or more) which is very soft and thus deformable. The planarization can be readily carried out on a handler during the final wafer test procedure. The spherical balls, after the planarization process is carried out, have a flat top which provides two major benefits. First, all balls have the top probing surface at the exact same Z height and secondly, the target area is increased over a non-planarized array. The benefits achieved by the present invention is self evident by an examination of FIG. 3C. The solder balls 12,14 revert back to a spherical shape during the final reflow process for attaching the diced chips to the substrates.

[0032] In an alternate embodiment of the present invention novel method, a similar method can be applied to an MSS structure after solder bumps are first transferred to the wafer or substrate from the solder mold plate. The transferred MSS structure has an increased surface area as well as a uniform Z height and does not require the planarization step as described above utilized for plated C4 bumps. The MSS structure is also on perfect center since it is an exact duplicate of the mold plate. After final test probing, the MSS structure can be reflowed.

[0033] The method for increasing the target areas, at a uniform Z height, eliminates many problems for the testing process. Hitting all the balls with proper contact resistance and minimal physical damage is problematic when the probe wires are not on perfect center or planar, or C4 balls that vary in volume, and thus height, and distance from their ideal location. In the past, in order to overcome these problems,

the probes have to be overdriven resulting in excessive physical damage to the balls that have the correct volume and are in the correct location. There are further processing problems of picking up and transferring solder as a result of overdrive.

[0034] It should be noted that unlike lead-rich solders, tin-rich solders are harder and thus less easily damaged during probing. For low temperature, tin-rich solder balls which typically reflow at a temperature of between about 180° C. and about 200° C. which include eutectic tin-lead, for instance as Sn 63/Pb37 at 183° C., the solder bumps may be probed immediately after deposition. This enables an immediate improvement due to the as-deposited solder preformed shape. As shown in FIGS. 4A and 4B, both the MSS deposited solder bumps 30 and the electroplated solder bumps 36 have preformed shapes that are substantially flat topped. With the MSS method, once the solder has been transferred from the mold to the wafer, the solder preforms have a flattened hemi-spherical shape as shown in FIG. 4A. Since the preforms exactly replicate the mold cavities, they all have the same Z height and also have a large target area. The preforms deposited by electroplating, such as those shown in FIG. 4B, are also at constant Z height and thus have a shape like a short cylinder. The height of the cylinder is normally less than ½ of the diameter of the cylinder. The top of the short cylinders 36 therefore offers a large target area 38 for the probe wires. After probing by probe wires, all the preforms again revert to fully spherical solder balls during the final reflow process to attach the diced chips to the laminates.

[0035] In a second alternate embodiment of the present invention method, an in-situ solder mold 40 is used to produce solder bumps, or preforms of desirable shapes. A suitable in-situ mold material may be a polyimide which can be screen printed directly on top of a wafer. The final polyimide layer may further be a passivation layer that is patterned by a standard photolithographic method. In this embodiment, the deposited solder layers are initially completely flat since they are defined by the plane of the polyimide mold layer. This makes the probing by probe wires easy both in a Z direction, i.e. since all the probe sites are at exactly the same height, and also in the X-Y direction, i.e. since the as-deposited solder pad diameters are much larger than the final reflowed ball diameters.

[0036] As seen in FIGS. 5A and 5B, when the final passivation layer 40 on the wafer 18 also serves as the in-situ mold, the MSS deposited solder is completely flush with the top surface of the passivation layer. This produces a uniformly flat solder surface from pad-to-pad for all the probe wires. Secondly, since the final solder volume for the ball is contained in a preform that has a relatively short Z height, there is a correspondingly greater target area for the probe wires. For instance, for a solder ball that has a final height of 3-4 mils, the as-deposited solder preform may reside in a cavity with a diameter of 5-6 mils with an appropriate depth to achieve the desired volume on final reflow. The probe target area made available by the present invention third preferred embodiment is much larger than for a solder ball.

[0037] After the wire probing is carried out, the solder preforms may be kept in their as-deposited shape through wafer dicing, chip storage, etc. Only at the final chip attach

stage, the solder is reflowed such that the preform changes into the final solder ball shape by surface tension due to the effect of a fluxing agent or any other surface enhancement agent. This is shown in FIG. 5B with the reflowed solder balls in an upside-down position contacting a laminated substrate 50. In this case, the in-situ mold 40 is also left on the surface of the wafer 18 as a passivation layer.

[0038] It should be noted that while the three embodiments described above are carried out on silicon wafers, the present invention novel method may also be applied to substrate applications such as in micro-BGA's. In such applications, the MSS mold transfer is typically used for solder bumping. As previously described, if the probing is done immediately after transfer when the mold is initially removed, the solder preforms deposited on the substrates will all be at the same height and have larger diameters than when subsequently reflowed into solder balls. The intermediate point is when the probe testing is conducted.

[0039] While the present invention has been described in an illustrative manner, it should be understood that the terminology used is intended to be in a nature of words of description rather than of limitation.

[0040] Furthermore, while the present invention has been described in terms of a preferred and two alternate embodiments thereof, it is to be appreciated that those skilled in the art will readily apply these teachings to other possible variations of the invention.

[0041] The embodiment of the invention in which an exclusive property or privilege is claimed are defined as follows:

1. A method for testing integrated circuit (IC) chips with probe needles on flat solder bumps comprising the steps of:
 - providing an IC chip with a multiplicity of bond pads on an active surface,
 - planting a multiplicity of solder bumps each having a height less than ½ of its diameter on said multiplicity of bond pads, and
 - contacting said solder bumps with probe needles and establishing electrical connections with a test circuit.
2. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps by a technique selected from the group consisting of evaporation, electroplating and molten solder screening.
3. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps each having a substantially flattened top surface.
4. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:
 - planting said multiplicity of solder bumps with a lead/tin solder material, and
 - planarizing said multiplicity of solder bumps forming a substantially flattened top surface on each of said bumps.
5. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:

planting said multiplicity of solder bumps with a solder material containing at least 80% lead, and

flatten the top surfaces of said multiplicity of solder bumps by a platen having a planar surface.

6. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps by a molten solder screening transfer process, each of said multiplicity of solder bumps having a flattened hemisphere.

7. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the step of planting said multiplicity of solder bumps by a molten solder screening technique in an in-situ mold such that each of the multiplicity of solder bumps planted has a flattened hemisphere.

8. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:

forming an in-situ solder mold on top of said IC chip with said multiplicity of solder bond pads exposed in a multiplicity of cavities,

filling said multiplicity of cavities with an electroplated solder material, and

removing said in-situ solder mold.

9. A method for testing IC chips with probe needles on flat solder bumps according to claim 8, wherein said in-situ solder mold is formed of a polymeric material.

10. A method for testing IC chips with probe needles on flat solder bumps according to claim 8, wherein said in-situ solder mold is formed of a screen-printable polyimide material.

11. A method for testing IC chips with probe needles on flat solder bumps according to claim 8, wherein said electroplated solder material filling said multiplicity of cavities forming short cylinders.

12. A method for testing IC chips with probe needles on flat solder bumps according to claim 1 further comprising the steps of:

forming an in-situ solder mold on top of said IC chip with said multiplicity of bond pads exposed in a multiplicity of cavities,

filling said multiplicity of cavities with a solder material by a molten solder screening technique, and

leaving said in-situ solder mold in place.

13. A method for testing IC chips with probe needles on flat solder bumps according to claim 12, wherein said in-situ mold is formed of a screen-printable polyimide material.

14. A method for testing IC chips with probe needles on flat solder bumps according to claim 12 further comprising the step of reflowing said solder material into solder balls for a final chip attach process.

15. An IC chip having substantially flattened solder bumps on an active surface comprising:

a multiplicity of bond pads formed on said active surface, and

a multiplicity of solder bumps formed in flattened hemispherical shape on said multiplicity of bond pads, each of said multiplicity of solder bumps having a height less than 1/2 of the maximum diameter of said hemispherical shapes.

16. An IC chip having substantially flattened solder bumps on an active surface according to claim 15, wherein said multiplicity of solder bumps is formed of a lead-containing solder material.

17. An IC chip having substantially flattened solder bumps on an active surface according to claim 15, wherein said multiplicity of solder bumps is formed of a soft solder material and flattened on the top surfaces by a flat platen.

18. An IC chip having flat solder bumps on an active surface comprising:

a multiplicity of bond pads formed on said active surface, and

a multiplicity of solder bumps formed in cylindrical shape on said multiplicity of bond pads, each of said multiplicity of solder bumps having a height less than 1/2 of the diameter of said cylindrical shape.

19. An IC chip having flat solder bumps on an active surface according to claim 18, wherein said multiplicity of solder bumps is formed of a lead-containing solder material.

20. An IC chip having flat solder bumps on an active surface according to claim 18, wherein said multiplicity of solder bumps is formed in a pancake shape.

* * * * *