PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: G05F 1/10

A1

(11) International Publication Number:

WO 97/26591

(43) International Publication Date:

24 July 1997 (24.07.97)

(21) International Application Number:

PCT/US97/01007

(22) International Filing Date:

16 January 1997 (16.01.97)

(30) Priority Data:

08/587,548

17 January 1996 (17.01.96)

US

(71) Applicant: ANALOG DEVICES, INC. (ADI) [US/US]; One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 (US).

(72) Inventors: BOWERS, Derek, F.; 1502 Harrison Court, Sunny-vale, CA 94087 (US). TTPPIE, Larry, C.; 1907 Magdalena Circle #41, Santa Clara, CA 95051 (US).

(74) Agents: WIEGAND, James, W. et al.; Koppel & Jacobs, Suite 302, 31255 Cedar Valley Drive, Westlake Village, CA 91362-4031 (US). (81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: JUNCTION FIELD EFFECT VOLTAGE REFERENCE AND FABRICATION METHOD

(57) Abstract

A JFET pair (J1, J2) unequal having pinchoff voltages operated in saturation with equal source-drain current to channel width-to-length ratios to provide a reference voltage output. Positive or negative voltage references can be implemented using either n-channel or p-channel JFETs. The pinchoff voltage difference results from the channel for one JFET having a heavier doping level than that of the other JFET.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
ΑT	Austria	GE	Georgia	MX	Mexico
ΑU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

1

JUNCTION FIELD EFFECT VOLTAGE REFERENCE AND FABRICATION METHOD

BACKGROUND OF THE INVENTION

Field of the Invention

5

10

15

20

25

This invention relates to voltage reference circuits and, more particularly, to low noise, linear temperature coefficient voltage reference circuits.

Description of the Related Art

Voltage reference circuits have been developed to provide precise voltage outputs for use in a variety of analog circuits such as operational amplifiers (op amps), digital-to-analog converters (DACs) and analog to digital converters(ADCs). Commonly used references include "Zener" and "bandgap", or $\triangle VBE$, designs. Although such references are suitable for many applications, they are not without their problems. For example, their output voltages vary widely and nonlinearly with temperature, they are not always available in a desired voltage range, some exhibit a "hysteresis" effect, and their noise levels may preclude their use within systems which require a high degree of accuracy, especially low-power systems. Improved noise levels for both Zener and bandgap references may require operation at higher bias currents.

As an example, to attain sixteen bit accuracy over an operating temperature range of 100 °C (limiting error to $\frac{1}{2}$ least significant bit), the temperature coefficient of an ADC's voltage reference cannot exceed .08 ppm/°C and its noise density (for a 16 bit ADC with 10V full scale range), must be limited to 40 nV/ $\sqrt{\text{Hz}}$. Operating at a bias current

2

of $100\mu A$ a Zener reference may have a noise density of $100 nV/\sqrt{Hz}$ and a bandgap reference $300 nV/\sqrt{Hz}$. Improving this noise performance would require a greater operating current.

5

10

15

20

25

30

35

FIG.1 illustrates a basic Zener voltage reference circuit. A voltage +V, is supplied to a resistor R, that is connected in series with a reverse-biased Zener diode D1. the anode of which is connected to the anode of a forward biased diode D2, whose cathode is connected to ground. output reference voltage V_{RKF} appearing at terminal 9, the junction of the resistor Rs and the cathode of D1, is the sum of the forward voltage drop of diode D2 and the avalanche voltage drop of diode D1. The attractive feature of this circuit is that, although the forward voltage drop of diode D2 exhibits a negative temperature coefficient, this offsets, to some degree, the positive temperature coefficient of the avalanche voltage drop of diode D1. However, since the initial temperature dependency of the diode D1 is relatively large, i.e. approximately 300ppm/°C, establishing an offsetting voltage from the diode D2 which compensates for the variation in output voltage from diode D1 over a wide operating range is somewhat difficult.

Additionally, because the avalanche breakdown voltage of diode D1 is typically in the 5 to 8V range, the reference voltage produced by such a circuit is in the 6 to 9V range. Since the reference must be driven from a voltage source higher than 6V, Zener references are not suitable for operation in systems which employ 5V or the increasingly popular lower supplies. In addition, voltage references based upon temperature compensated avalanche diodes tend to be noisy, due to noise generated by the diode's breakdown mechanism.

Band-gap references provide a temperature-compensated reference which could operate from a lower (e.g. 5V or below) supply voltage. Band-gap references employ bipolar transistors having emitters of different sizes. Supplying

3

the transistors with equal currents develops a difference in base-emitter voltage ΔV_{BE} between the two transistors. Such references generally produce an output of the form V_{BE} + $\Delta V_{BE}(A)$, where A is a gain factor. The V_{BE} and ΔV_{BE} components have opposite polarity temperature coefficients (ΔV_{BE} is proportional to absolute temperature and V_{BE} is complementary to absolute temperature) which tend to cancel one another out. Numerous variations in bandgap reference circuitry have been designed and are discussed, for example, in Fink et al. Ed., Electronics Engineers' Handbook, 3d ed., McGraw-Hill Book Co., 1989, pages 8.48-8.50.

5

10

15

20

25

30

35

Although the output of a bandgap voltage cell is ideally independent of temperature, the outputs of bandgap cells have been found to include nonlinear temperature dependencies which are difficult to compensate. ally, the initial temperature dependency of the ΔV_{BE} component is quite high, approximately 3000ppm/°C, and the difficulty of compensating for a temperature coefficient is generally proportional to the magnitude of the initial temperature coefficient. Furthermore, a bandgap circuit's basic reference voltage ΔV_{BE} is developed across a fixed resistor and, because of process variations and other limits upon the accuracy with which an absolute resistance value (as opposed to a ratio of resistances) may be produced, the resistor imparts errors to the voltage refer-Amplification of ΔV_{BE} , represented by the gain A, introduces further noise into the reference output. use of an absolute resistance further degrades the bandgap reference's performance because the resistor value will drift over time, causing the reference's output to similarly drift. Yet another problem of bandgap references is a "hysteresis effect"; that is, a bandgap reference which produces an initial reference voltage will, after being heated and then returned to its initial temperature, produce a slightly different reference voltage.

SUMMARY OF THE INVENTION

The invention seeks to provide a JFET circuit which may be employed, to produce a low-noise voltage reference that is stable over time and temperature and is available in a wide range of voltages. It does this with a pair of junction field effect transistors (JFETs) that are formed with a precisely controlled difference between their pinchoff voltages. The two JFETs are operated with the same ratio of drain current to size (i.e. channel width-to-length ratio, ID1/W1/L1 = ID2/W2/L2). Additionally, the JFETs are operated in saturation and, by maintaining the equality of this ratio, the difference in the JFETs' gate-to-source voltages will equal the difference in pinch-off voltage between them ($\Delta V_{GS} = \Delta V_{P}$).

In a preferred implementation, equal size JFETs, (i.e. having equal channel width-to-length ratios) are supplied with equal drain currents and their sources are connected to a common voltage. The resulting difference in gate-to-source voltage between them provides a reference voltage. This basic circuit may be produced using p-channel or n-channel and enhancement-mode or depletion mode JFETs to provide positive or negative voltage references. The temperature coefficient of the reference is linear and, in one implementation, a current source which is proportional to temperature is employed to compensate for the basic reference's temperature-dependent drift.

The initial temperature coefficient of the basic two-JFET circuit is relatively low, approximately 100 ppm/°C, and linear. Temperature coefficient compensation is therefore relatively easy and effective. The noise figure for the basic circuit is approximately $100 \, \text{nV/Hz}$ when operated at a bias current of $6 \mu \text{A}$. This makes it particularly suitable for low-noise, low-power applications (the noise figure may be improved by operating the circuit at a higher bias current). The circuit does not depend upon absolute resistance values, as with bandgap references, and there-

5

fore avoids the introduction of errors due to initial and time-dependent inaccuracies in resistor values. The circuit does not exhibit so severe a hysteresis effect as band-gap references and, unlike Zener references, it may be used for low-voltage applications, e.g., with a supply voltage of 5V or less.

The invention also includes a method for producing the JFETs with precisely controlled differences between their pinch-off voltages to make the reference highly accurate. The JFETs are substantially identical except for heavier ion implantation which alters the pinchoff voltages for some of the JFETs relative to those that do not receive the heavier implant.

These and other features, aspects and advantages of the invention will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG.1 is a schematic diagram of a prior art Zener voltage reference circuit.
 - FIG.2 is a sectional view of a conventional p-channel JFET.
 - FIG.3 is a schematic diagram of a pair of JFETs having different pinchoff voltages in accordance with the invention.
- FIG.4 is a schematic diagram of a positive voltage reference based upon the circuit of FIG.3.
 - FIG.5 is a schematic diagram of another positive voltage reference circuit based upon the circuit of FIG.3.
- FIG.s 6 and 7 are schematic diagrams of alternate negative voltage reference circuits in accordance with the invention.
 - FIG.8 is a schematic diagram of the positive voltage reference circuit shown in FIG.4 with an added temperature compensation.

35

5

10

15

10

15

20

25

The new JFET circuit and fabrication method are based upon JFET characteristics which can best be explained in the context of JFET device physics, a brief discussion of which is given below in connection with FIG.2. A more detailed description may be found in Edward S. Yang, Fundamentals of Semiconductor Devices, McGraw-Hill Book Company, New York 1978, pages 182-195.

FIG.2 is a sectional view of a conventional depletion mode p-channel JFET, which is preferable to an enhancement mode device because of biasing considerations. Further discussion of JFETs will therefore refer to depletion mode devices, but the novel circuit could also employ enhancement mode devices. The JFET of FIG.2 is an ion-implanted device having a p-type substrate 10 with an n-type epitaxial tub 12 formed within the substrate 10. The n-type tub 12 has p-type source 14 and drain 16 regions diffused within it and a p-type channel 18 between the source 14 and drain 16 regions. An n-type top gate 19 is implanted over the p-type channel 18. In operation, the gate 19/channel 18 junction is reverse-biased.

In a depletion-mode JFET maximum drain current is produced when the gate 19 is shorted to the source 14. By increasing the gate/channel reverse bias, i.e. increasing the gate-to-source voltage, depletion regions will extend into the channel 18 such that drain current is substantially "pinched-off" for all values of drain-to-source voltage. The gate-to-source voltage at which this pinchoff occurs is referred to as the JFET's pinchoff voltage. Specifically, the pinchoff voltage of a JFET is given by:

30

$$V_{p} = a^{2} [qN_{A} (1+N_{A}/N_{D})/2\epsilon] - \Psi_{0}$$

where:

a = channel thickness

q = electron charge

 $N_{\rm A}$ = effective channel doping

 N_D = effective gate doping

 ϵ = dielectric constant of the semiconductor material

 Ψ_0 = built in junction voltage

For purposes of illustration, the assumption will be made that the JFET is made of silicon and all device parameters will refer to silicon, e.g. ε is the dielectric constant of silicon and has the value of $1.04E^{-12}$. The built in junction voltage Ψ_{\circ} is very temperature dependent and highly non-linear: undesirable characteristics for a voltage reference. This undesirable temperature dependency arises from the built in junction voltage's relation to the JFET intrinsic carrier density:

15 $\Psi_0 = kT/q \ln(N_A N_D/n_i^2)$

Where:

k = Boltzmann's constant

T = temperature in K

20 n_i = the intrinsic carrier density of silicon

Because the intrinsic carrier density n₁ doubles approximately every 8K and is highly non-linear, the built-in junction voltage is also highly temperature dependent and non-linear. However, in the new reference circuit, the reference voltage is a function of the difference in pinchoff voltage between two JFETs. That is,

$$V_{REF} = \Delta V_{E} =$$

30

35

25

$$\left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{1} - \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right] \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] - \Psi_{o} \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D} \right) / 2 \varepsilon \right] \right\}_{2} + \left\{ a^{2} \left[q N_{A} \left(1 + N_{A} / N_{D}$$

Using the difference between pinchoff voltages of two otherwise identical JFETs which have different channel doping densities eliminates the extreme nonlinear temperature dependency of the last term, Ψ_0 . This is illustrated by the

following equation:

$$\Delta \Psi_0 = kT/q \ln (N_{A1}N_D/n_i^2) - kT/q \ln (N_{A2}N_D/n_i^2)$$

= kT/q ln N_{A1}/N_{A2}

5

where:

 N_{Al} = is the higher effective channel doping of a first JFET

 N_{A2} = is the lower effective channel doping of a second JFET

The intrinsic carrier density n_i can therefore be eliminated from the expression for the reference voltage by substituting this expression for $\Delta\Psi_0$ into that for ΔV_p :

15

10

$$V_{REF} = \Delta V_{D} =$$

$$\{qa^2/2\epsilon [N_{A1}(1+N_{A1}/N_D)-N_{A2}(1+N_{A2}/N_D)]-kT/q [ln(N_{A1}/N_{A2})]\}$$

20 To produce JFETs having the desired channel doping relationship, the difference between N_{A1} and N_{A2} must be precisely controlled. A diffusion process does not provide sufficient control of doping levels to produce the necessary precision in channel doping differences. An ion im-25 plantation process provides greater control over channel doping levels than a diffusion process, but this precision is conventionally employed to produce JFETs with precisely matched characteristics, not differences. Nevertheless, a single step ion-implantation process may be employed to 30 provide the relative channel doping levels set forth above. However, employing a single channel-implantation step to produce precisely-controlled differences in channel doping levels (and therefore in pinchoff voltages) presents daunting control problems. Suppose, for example, that channel 35 doping levels of 1.10 E^{12} and 1.25 E^{12} are desired to produce a difference in pinchoff voltages corresponding to a dif-

10

15

20

25

30

35

ference in doping levels of .15 E^{12} . If the implant process provides 10% accuracy, a single implant step could produce one JFET with 1.10 \pm .11 E^{12} and another with 1.25 \pm .125 E^{12} . Consequently, the differences in channel doping levels could range from -.085 to .385 E^{12} clearly an unacceptable result.

For this reason, a new two-step channel ion implantation process is employed in a preferred method to produce the desired difference in pinchoff voltages. That is, the desired difference in channel doping is produced by first producing JFETs using a conventional ion implantation process, i.e. one which yields substantially identical channel doping levels. Then a novel second channel implantation is performed on selected JFETs to produce the desired difference in pinchoff voltages. Using the same target figures as in the above example, i.e., doping levels of 1.1 ${\rm E}^{12}$ and 1.25 E12, and the same 10% variation in doping accuracy, the new method will produce a much lower variation between target and actual doping level differences. If, for example, the initial channel doping is too heavy by 10%, both JFET channels will have channel doping levels of 1.21 E^{12} . If, in the worst case, the second channel doping, targeted at .15 E^{12} , is also 10% too heavy, one of the JFET channels will be doped to a level of 1.21 E^{12} and the other will be doped to a level of $1.375\ E^{12}$, yielding a channel doping level difference of .165 ${\rm E}^{12}$, much closer to the target value of .15 $^{\rm E12}$ than would reliably be provided by a single implantation step.

In one implementation a pair of p-channel JFETs are produced using Boron ions accelerated to 180 KeV and implanted and driven to a depth of approximately .95 μm , at a concentration, or "dose", of approximately 1.10 E^{12} atoms/cc. Another 180 KeV Boron implant of 0.15E 12 concentration is then performed on the JFET(s) which is to have the higher pinchoff voltage, yielding a final doping concentration within that JFET of approximately 1.25E 12 atoms/cc. The top

gates of all the JFETs are then implanted with 150KeV Phosphorous driven to a depth of approximately .37 μ m and concentration of 1.50E¹² atoms/cc. This combination yields a pinchoff voltage difference between the JFETs of approximately .5V.

Using JFETs having controlled pinchoff voltage variations as described, a novel circuit, illustrated in FIG. 3, develops a low-noise output voltage having a linear temperature coefficient which may be used, as described in relation to FIGs. 4-7, as a voltage reference. In saturation, the drain current of a JFET is given (approximately) by the following relationship:

$$I_D = I_{dss} (1 - V_{GS}/V_p)^2$$

15

10

5

which can be rearranged to yield:

$$V_{GS} = V_p - V_p (I_p/I_{DSS})^{\frac{1}{2}}$$

where:

20 VGS = JFET gate-to-source voltage

ID = JFET drain current

IDSS = saturation drain current

Vp = pinchoff voltage

Given this relationship, the pinchoff voltage, an "internal" device characteristic, may be "brought outside", or reflected in an the external circuit. The difference in pinchoff voltages between two JFETs may be converted, for example, to a difference in gate-to-source voltage:

30

35

$$\begin{split} V_{GS1} - V_{GS2} &= \left\{ V_{p} - V_{p} (I_{D}/I_{DSS})^{\frac{1}{2}} \right\}_{1} - \left\{ V_{p} - V_{p} (I_{D}/I_{DSS})^{\frac{1}{2}} \right\}_{2} \\ &= V_{p1} - V_{p2} - V_{p1} (I_{D1}/I_{DSS1})^{\frac{1}{2}} + V_{p2} (I_{D2}/I_{DSS2})^{\frac{1}{2}} \end{split}$$

Because the difference in pinchoff voltages is well controlled with the novel process discussed in relation to FIG. 2, the difference in gate-to-source voltage should, ideally, be dependent only upon the first two terms on the

right of the equation, i.e., $V_{p1} - V_{p2}$. To eliminate the other terms on the right of the equation, one may note that a JFET's saturation drain current I_{DSS} can be expressed as a function of the its channel width-to-length ratio and transconductance, as follows:

$$I_{pss} = W/L \beta (Vp)^2$$

where:

5

30

35

10 W = channel width

L = channel length

 β = transconductance parameter(approximately $7\mu A/V^2$ in a preferred implementation)

15 Substituting this expression for I_{pss} yields:

$$-V_{\text{Pl}}\left[\;\left(\;I_{\text{Dl}}/\left(\;\left(w_{_{1}}/L_{_{1}}\right)\;\beta\;\left(V_{\text{pl}}\right)^{\;2}\right)\;\right]^{\;\aleph}\;\;+\;\;V_{\text{P2}}\left[\;\left(\;I_{\text{D2}}/\left(\;\left(w_{_{2}}/L_{_{2}}\right)\;\beta\;\left(V_{\text{p2}}\right)^{\;2}\right)\;\right]^{\;\aleph}\;$$

for the unwanted terms. These terms cancel one another when:

$$I_{D1}/(W_1/L_1) = I_{D2}/(W_2/L_2)$$

In a preferred embodiment, two JFETs are fabricated with equal channel width-to-length ratios and unequal pinchoff voltages. In operation, the JFETs are provided with equal drain currents.

Returning to FIG.3, J1 and J2 are p-channel depletion mode JFETs fabricated with equal channel width-to-length ratios. Their respective gates G1 and G2 are connected to a ground supply and their drains D1 and D2 are connected to a negative supply V. Current sources ID1 and ID2 force equal saturation currents from a positive supply V⁺ into J1 and J2, respectively. The pinchoff voltage of JFET J1 is higher than that of J2 and, because the JFETs are in saturation, the difference in their pinchoff voltages will be

12

reflected at their source terminals. That is, the difference in pinchoff voltages equals the difference in gate-to-source voltages. Because their gate voltages are equal, the source terminal of JFET J2 will therefore be Δ VP higher than that of J1.

5

10

15

20

25

30

35

A positive voltage reference circuit which employs the novel JFET pair is illustrated by the schematic diagram of FIG.4. A pair of p-channel JFETs J1 and J2 have their respective drains D1 and D2 connected to ground GND. sources S1 and S2 are connected to the inverting 22 and noninverting 24 inputs respectively of an op amp 20 and to current sources ID1 and ID2 which provide equal drainsource currents to the JFETs. Since the op amp inputs 22 and 24 will be at substantially the same voltage, current sources ID1 and ID2 may be implemented as equal resistors connecting the inputs 22 and 24 to the positive supply V*. The pinchoff voltage of J2 is greater than that of J1. output 25 of the op amp 20 is connected through a series combination of resistors R1 and R2 to a return supply GND. In a preferred implementation, resistors R1 and R2 are low temperature coefficient of resistance thin film resistors. The gate G2 of J2 is connected to the op amp output 25 and to the "high" side of resistor R1. The gate G1 of JFET J1 is connected to the junction 27 of resistors R1 and R2, i.e., the resistor R1 is connected across the gates of JFETs J1 and J2.

The JFETs J1 and J2 have been fabricated in the manner set forth above, i.e. an extra implantation produces a higher pinchoff voltage for J2 than that of J1 and the width-to-length ratios of J1 and J2 are equal. Consequently, with equal drain currents forced through them, their gate-to-source voltages differ by the difference between their pinchoff voltages and this voltage is impressed across resistor R1. The current through R1 and R2 is $\Delta V_p/R1$ and the total voltage across R1 and R2, appearing at the output 25 of the op amp 20, will be $\Delta V_p(1+R2/R1)$. For

13

proper circuit operation, as noted above, the JFETs J1 and J2 must be operated in saturation, therefore the output reference voltage V_{REF} is greater than the greater of the two JFET pinchoff voltages. Substituting n-channel JFETs for the p-channel J1 and J2 illustrated and reversing the current sources, the circuit of FIG.4 yields a negative voltage reference with an output voltage of $-\Delta V_{\text{p}}(1+R2/R1)$.

5

10

15

20

25

30

35

The novel JFET pair is also employed in the positive voltage reference of FIG.5. P-channel JFETs J3 and J4 are connected from their respective drains D3 and D4 through loads L1 and L2 (which could be active loads) to a return supply GND. The JFET drains D3 and D4 are also connected, respectively to the inverting 26 and noninverting 28 inputs of an op amp 30. The JFET sources S3 and S4 are connected to a current source ID4 and the pinchoff voltage of JFET J4 is higher than that of JFET J3. The op amp output 32 provides the circuit's reference voltage output and is connected through a series combination of resistors R3 and R4 to the return supply GND and to the gate of J4. The junction 31 of series resistors R3 and R4 is connected to the gate of J3. With the loads L1 and L2 equal, the op amp 30 forces the gate-to-source voltages of J3 and J4 to a level which splits the current from the current source ID4 equally between J3 and J4, thereby maintaining substantially equal input voltages at the inverting 26 and noninverting 28 inputs of the op amp 30. With equal drain currents and equal source voltages, the difference between VGS4 and VGS3 (ΔV_p) is impressed across resistor R3 and the current through resistors R3 and R4 is $\Delta V_P/R3$. output reference voltage V_{REF} therefore $\Delta V_{\text{P}}(1+\text{R4/R3})\,.$ Because this circuit requires more "headroom" to keep the JFETs in saturation, the reference output voltage $V_{\mbox{\scriptsize REF}}$ is restricted to values greater than the sum of the load voltage and the pinchoff voltage of JFET J4. Substituting n-channel JFETs for the p-channel J3 and J4 illustrated and reversing the current source, the circuit of

14

5

10

15

20

25

30

35

FIG.5 yields a negative voltage reference with an output voltage of $-\Delta V_P(1+R4/R3)$.

A negative voltage reference, employing novel p-channel JFETs, is illustrated in the schematic diagram of FIG. 6. The drains D5 and D6 of JFETs J5 and J6 are connected to a negative supply $V^{\text{-}}$ and their sources S5 and S6 are respectively connected to the inverting 34 and noninverting 36 inputs of an op amp 38. Current sources ID5 and ID6 provide equal drain-source currents for the JFETs J5 and J6, and maintain them in saturation. The pinchoff voltage of JFET J6 is greater than that of J5. Resistors R5 and R6 are connected in series between ground GND and the op amp output 40. The junction 39 of series resistors R5 and R6 is connected to the gate of J5. Consequently, the JFETs' is impressed across R5 and the current through R5 and R6 is $\Delta V_p/R5$. The output reference voltage V_{REF} for this circuit is, then, $-\Delta V_p(1+R6/R5)$. To maintain the JFETs J5 and J6 in saturation, the magnitude of the output reference voltage must exceed the pinchoff voltage of J6. A positive reference could also be produced using the same circuit by reversing the current sources and substituting n-channel JFETs for the p-channel JFETs J5 and J6.

The circuit of FIG.7 produces a lower-noise negative voltage reference V_{REF} , using new p-channel JFETs. The pinchoff voltage of JFET J8 is higher than that of JFET J7 and the sources S7 and S8 of JFETs J7 and J8 are connected through a current source ID7 to a ground supply GND. The drains D8 and D7 of J8 and J7 are connected respectively through equal loads L3 and L4 (L3 and L4 could be active loads) to a negative supply V and directly to the inverting 42 and noninverting 44 inputs of an op amp 46. A voltage divider composed of resistors R7 and R8 connected in series spans the op amp output 48 and the ground supply GND. The junction 43 of the resistors R7 and R8 is connected to the gate of JFET J7. The op amp 46 establishes a voltage at its output 48 such that the gate-to-source voltage of J7

15

steers equal currents through J7 and J8, thus maintaining equal voltages at its inputs 42 and 44. Since the op amp 46 maintains equal drain currents through J7 and J8, the difference between their pinchoff voltages will appear across R7 and the current through R7 and R8 will equal $_{-\Delta V_p/R7}$. The output reference voltage therefore equals $_{-\Delta V_p}(1+R8/R7)$. A positive reference may also be produced by substituting n-channel JFETs for the p-channel devices and reversing the current sources.

5

10

15

20

25

30

35

The circuits of FIG.s 4-7 yield voltage references having temperature coefficients of approximately -120ppm/°C. This figure is orders of magnitude less than for an uncompensated Vbe used in bandgap references, and several times lower than the figure for a Zener reference, but it is still too high for many applications. Because this temperature coefficient is linear and relatively small, it may be readily compensated by introducing a temperature compensation current Ic, as illustrated in FIG.8 (an implementation based upon the circuit of FIG.4). All components of FIG.8 are identical to those of FIG.4, with the exception that a compensation resistor Rc has been added between resistor R2 and ground. The compensation current has a positive temperature coefficient of 120 ppm/°C and may be developed from a ΔV be source, for example. The compensation current Ic develops a positive temperature coefficient voltage across the compensation resistor RC which cancels the negative temperature coefficient of the basic reference circuit. The compensation resistor RC may optionally be eliminated, with the compensation current injected at the junction of resistors R1 and R2. The compensation circuit should be biased so that Ic does not alter the reference voltage output V_{REF}.

The forgoing description of specific embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms dis-

16

5

10

15

20

closed , and many modifications and variations are possible in light of the above teachings. For example, enhancement mode JFETs may be used, with proper biasing, to effect the circuits disclosed above. JFETs having differing channel wirdth-to-length ratios may be employed, with corresponding differences in drain currents (as long as the ratio $I_{D1}/\left(W_1/L_1\right) = I_{D2}/\left(W_2/L_2\right)$ is maintained), within the reference circuits described. Parameters other than the drain currents may be forced, e.g. gate-to-source voltages may be forced to be equal, with a resultant difference in drain currents used as a reflection of the difference in pinchoff voltage between the JFETs. The novel JFET circuit pair having a difference in pinchoff voltage and operated with $I_{D1}/(W_1/L_1) = I_{D2}/(W_1/I_2)$ may be used in applications other than voltage references. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention. It is intended that the scope of the invention be limited only by the claims appended hereto.

WE CLAIM:

1. A junction field effect transistor (JFET) voltage JFET reference, comprising:

a pair of JFETs (J1,J2) having unequal pinchoff voltages, and

current sources (ID1,ID2)connected to provide respective drain-source saturation currents to said JFETs, said JFETs having channel width-to-length ratios in inverse proportion to their respective saturation currents from said current source.

- 2. The reference circuit of claim 1, wherein said JFETs have equal channel wirdth-to-length ratios.
- 3. A JFET voltage reference which provides a positive output voltage, comprising:

a pair of JFETs (J1,J2) having source, drain and gate terminals, unequal pinchoff voltages, and equal channel width-to-length ratios,

said JFETs' sources connected to receive equal currents from current sources (ID1,ID2), said currents being sufficient to maintain said JFETs in saturation, the drains of said JFETs connected to ground and the gates of said JFETs connected across a resistor (R1) to produce the difference in pinchoff voltages between said JFETs across said resistor.

- 4. The voltage reference of claim 8, further comprising an amplifier (20) connected to amplify the voltage across said resistor.
- 5. A JFET voltage reference which provides a negative output, comprising:
- a pair of JFETs (J6,J5) having source, drain and gate terminals, unequal pinchoff voltages, and equal channel width-to-length ratios,

said JFETs' sources connected to receive equal currents


from current sources (ID6,ID5), said currents being sufficient to maintain said JFETs in saturation, the drains of said JFETs connected to a negative supply (V-) and the gates of said JFETs connected across a resistor (R5) to produce the difference in pinchoff voltages between said JFETs across said resistor.

- 6. The voltage reference of claim 12, further comprising an amplifier (38) connected to amplify the voltage across said resistor.
- 7. A method for producing a pair of JFETs with unequal pinchoff voltages, comprising:


implanting channels for each JFET within a substrate material, said implanted material having charge carriers of opposite polarity from the carriers of said substrate material, the implant level of one of said channels being heavier than that of the other channel, and


implanting top gates within said channels, the material of said top gates having charge carriers of the same polarity as said substrate material.

- 8. The method of claim 7, wherein the channels having different implant levels are implanted in one step.
- 9. The method of claim 7, wherein the channels are implanted in a heavy implant step applied to both channels, then in a light implant step applied to one of the channels.
- 10. The method of claim 9, wherein said heavy implant step comprises implanting boron ions to a depth of approximately .95 μ m at a concentration of 1.1 E¹² atoms/cc, the light implant step comprises implanting boron ions at a concentration of .15 E¹² atoms/cc, and the top gate implant comprises implanting phosphorous ions to a depth of approximately .37 μ m at a concentration of approximately 1.5 E¹² atoms/cc.



(Prior Art)










FIG.5








FIG.8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US97/01007

A CLASSIFICATION OF SUBJECT MATTER IPC(6) :GO5F 1/10 US CL : 327/541; 257/256; 437/20, 29, 44						
According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED						
Minimum documentation searched (classification system followed by classification symbols)						
U.S. : 327/538, 540, 541, 543, 545, 546; 257/256, 272; 437/15, 20, 29, 40, 44						
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched						
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) APS						
C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Category* Citation of document, with indication, where	appropriate, of the relevant passages	Relevant to claim No.				
X US 5,424,663 A (WONG) 13 Jui	ne 1995, see Fig. 1.	1-6				
Y		7-10				
Y US 4,816,880 A (MURO) 28 Ma	rch 1989, see Fig. 2.	7-10				
A US 4,427,903 A (SUGIMOTO) 24	January 1984, see Fig. 6.	1-10				
A US 4,267,501 A (SMITH) 12 Ma	US 4,267,501 A (SMITH) 12 May 1981, see Fig. 2.					
Y US 4,176,368 A (COMPTON) 27	November 1979, see 1.	7-10				
X US 4,068,134 A (TOBEY, Jr. et Fig. 9 and Col. 5, line 23-28.	al) 10 January 1978, see	1-10				
Further documents are listed in the continuation of Box	C. See patent family annex.					
Special categories of cited documents: A" document defining the general state of the art which is not considered to be of particular relevance	"T" Inter document published after the inte date and not in conflict with the applica principle or theory underlying the inve	tion but cited to understand the				
E* cartier document published on or after the international filing date	"X" document of particular relevance; the considered novel or cannot be consider	claimed invention cannot be red to involve an inventive step				
L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the	claimed invention senses ha				
O* document referring to an oral disclosure, use, exhibition or other means	considered to involve an inventive combined with one or more other such being obvious to a person skilled in th	step when the document is documents, such combination				
P* document published prior to the international filing date but later than the priority date claimed	*&* document member of the same patent family					
Date of the actual completion of the international search	Date of mailing of the international search report					
08 MAY 1997	2 2 MAY 1997					
Tame and mailing address of the ISA/US Commissioner of Patents and Trademarks	Authorized officer Mean Company of the Company o					
Box PCT Washington, D.C. 20231	TERRY D. CUNNINGHAM					
acsimile No. (703) 305-3230	Telephone No. (703) 308-4872					

INTERNATIONAL SEARCH REPORT

International application No. PCT/US97/01007

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING This ISA found multiple inventions as follows:

Group I, claims 1-6, drawn to a voltage reference circuit.

Group II, claims 7-10, drawn to a process of making a semiconductor device.

The inventions listed as Groups I and 2 do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons:

Inventions II and I are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make other and materially different product or (2) that the product as claimed can be made by another and materially different process (M.P.E.P. § 806.05(f)). In the instant case the product as claimed can be made by another and materially different process such as instead of ion-implanting channels, use the diffusion process.

Form PCT/ISA/210 (extra sheet)(July 1992)*