



- (51) **International Patent Classification:**
H01R 13/719 (2011.01) *H01R 24/44* (2011.01)
- (21) **International Application Number:**
PCT/US2015/040364
- (22) **International Filing Date:**
14 July 2015 (14.07.2015)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
62/024,754 15 July 2014 (15.07.2014) US
- (71) **Applicants:** ADC TELECOMMUNICATIONS, INC. [US/US]; 1050 Westlakes Drive, Berwyn, Pennsylvania 19312 (US). TYCO ELECTRONICS CORPORATION [US/US]; 1050 Westlakes Drive, Berwyn, Pennsylvania 19312 (US).
- (72) **Inventors:** COFFEY, Joseph C.; 2420 O'Meara Court, Burnsville, Minnesota 55306 (US). DOOLEY, Christine Anne; 290 Slater Road, Lewisville, North Carolina 27023 (US).
- (74) **Agent:** BRUESS, Steven C.; Merchant & Gould P.C., P.O. Box 2903, Minneapolis, Minnesota 55402-0903 (US).
- (81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,

BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))

(54) **Title:** CAPACITIVE COMPENSATION




FIG. 7

(57) **Abstract:** A capacitive coupling system includes a plurality of conductive pads situated on a dielectric layer. A plurality of switches are connected between pairs of the conductive pads via conductive linkages. The switches are operable to selectively connect selected pairs of the conductive pads to selectively adjust capacitances between conductor pairs of an electrical connector.

CAPACITIVE COMPENSATION

Cross-Reference to Related Application(s)

[0001] This application is being filed on July 14, 2015, as a PCT International Patent application and claims priority to U.S. Patent Application Serial No. 62/024,754 filed on
5 July 15, 2014, the disclosure of which is incorporated herein by reference in its entirety.

Background

[0002] The present disclosure relates generally to electrical connectors.

[0003] Electrical connectors that are commonly used in telecommunication systems provide an interface between successive runs of cables and/or between cables and
10 electronic devices of the system. Some of such electrical connectors, for example modular jacks, are configured to be joined with a mating plug having an array of mating contacts. A printed circuit may be provided to establish an electrical connection between the mating contacts and the cable or electronic device.

[0004] . The performance of some electrical connectors, such as modular jacks and plugs,
15 may be negatively affected by crosstalk generated along the signal path between adjacent differential pairs of the mating contacts of the electrical connector. To improve the performance of the connectors, techniques are used to provide compensation for the crosstalk. For example, some known techniques arrange the contacts and/or conductive traces of the printed circuit with respect to each other provide the compensation.

20 [0005] Improvements in crosstalk compensation are desired.

Summary

[0006] In accordance with aspects of the present disclosure a capacitive coupling system includes a plurality of conductive pads situated on a dielectric layer. A plurality of
switches are connected between pairs of the conductive pads via conductive linkages.
25 The switches are operable to selectively connect selected pairs of the conductive pads. The capacitive coupling system is used in conjunction with an electrical connector in some embodiments. The electrical connector includes a plurality of conductive traces situated on a substrate that are arranged as differential pairs. One side of the dielectric is positioned adjacent the conductive traces, and the conductive pads are situated on the

opposite side of the dielectric layer. The switches selectively connect selected pairs of the conductive pads to adjust capacitive coupling between the differential pairs of the conductive traces.

Brief Description of the Drawings

5 [0007] Figure 1 is a perspective view illustrating aspects of an electrical connector system in accordance with aspects of the present disclosure.

[0008] Figure 2 is a block diagram conceptually illustrating capacitive coupling between conductor pairs of an electrical connector for crosstalk compensation.

10 [0009] Figure 3 is a schematic diagram illustrating a Wheatstone bridge circuit formed by the coupling capacitances shown in Figure 2.

[0010] Figure 4 is a schematic diagram illustrating the Wheatstone bridge circuit of Figure 3, further including additional capacitances to balance the bridge.

15 [0011] Figures 5A, 5B and 5C are end views illustrating examples of conductive traces of an electrical connector situated on a substrate, where Figure 5A illustrates ideal trace structure, Figure 5B illustrates an over-etch condition and Figure 5C illustrates an under-etch condition.

[0012] Figure 6 is a block diagram illustrating an example of a crosstalk compensation system in accordance with aspects of the present disclosure.

20 [0013] Figure 7 is a schematic top view illustrating portions of an application specific integrated circuit (ASIC) of the crosstalk compensation system shown in Figure 6.

[0014] Figures 8A and 8B are end views of the ASIC shown in Figure 7,

[0015] Figure 9 is a block diagram illustrating examples of layers included in the ASIC shown in Figures 7 and 8.

25 [0016] Figure 10 is a flow diagram illustrating an example of a capacitive compensation system in accordance with aspects of the present disclosure.

Detailed Description

[0017] In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional
5 terminology, such as top, bottom, front, back, etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope
10 of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense.

[0018] Some electrical connectors, such as modular jacks, may be negatively affected by crosstalk generated along the signal path between adjacent differential pairs of the mating contacts of the electrical connector. In accordance with certain aspects of the present
15 disclosure, finite capacitive coupling across signal conductor paths is provided to mitigate the imbalance created by manufacturing tolerances and physical displacement of conducting paths. The disclosed capacitive coupling could be provided, for example, in connector assemblies using printed circuit boards (PCBs) to provide electrical connections within the connector, or in other types of interconnects such as lead frames.

[0019] Figure 1 is perspective view illustrating an example of an electrical connector 100. The connector 100 shown in Figure 1 is a modular connector, such as, but not limited to, an RJ-45 outlet or communication jack. However, the subject matter described and/or illustrated herein is applicable to other types of electrical connectors. The connector 100 is configured to receive and engage a mating plug, such as a modular plug (also referred to
25 as a mating connector). The modular plug is loaded along a mating direction, shown generally by arrow A. The connector 100 includes a connector body 101 having a mating end 104 that is configured to receive and engage the modular plug and a loading end 106 that is configured to electrically and mechanically engage a cable 126. The connector body 101 may include a housing 102 extending from the mating end 104 and toward the loading
30 end 106. The housing 102 may at least partially define an interior chamber 108 that extends therebetween and is configured to receive the modular plug proximate the mating end 104.

[0020] The connector 100 includes an array 117 of mating conductors or contacts 118. Each mating conductor 118 within the array 117 includes a mating interface 120 arranged within the chamber 108. Each mating interface 120 engages (i.e., interfaces with) a corresponding mating or plug contact of the modular plug when the modular plug is mated with the connector 100. The arrangement of the mating conductors 118 may be at least partially determined by industry standards, such as, but not limited to, International Electrotechnical Commission (IEC) 60603-7 or Electronics Industries Alliance/Telecommunications Industry Association (EIA/TIA)-568. In some examples, the connector 100 includes eight mating conductors 118 arranged as differential pairs. However, the connector 100 may include any number of mating conductors 118, whether or not the mating conductors 118 are arranged in differential pairs.

[0021] Some PCBs used for connector applications such as the connector 100 have conductive traces that are laid out in such a way to cause signal coupling between different conductive traces. This coupling is designed to balance out the capacitive imbalance created by manufacturing tolerances and physical placement of the other conductive traces. Figure 2 illustrates an example of such coupling between eight conductors 150 of the connector 100. For simplicity, only the 4,5 and 3,6 differential pair combinations of a PCB mounted RJ45 will be discussed. As conceptually illustrated in Figure 2, the conductors 150 are situated such that capacitors 152 are formed therebetween.

[0022] The assumption is that the magnitude of the capacitive coupling between two adjacent pins is the unit value C . Since these are differential pairs, the coupling between the non-adjacent pins must also be considered. In this example, the distance between 3-5 and 4-6 is twice that of 3-4 and 5-6 therefore the magnitude of coupling capacitance is $C/2$.

[0023] Capacitance between any two conductors is inversely proportion to the distance between them as given by the following equation:

$$[0024] \quad C = \epsilon_r \epsilon_0 \frac{A}{d}$$

[0025] Where ϵ_r is the permittivity of the dielectric material (e.g., air, polyimide, Teflon, etc.), ϵ_0 is the permittivity of a vacuum ($8.8541878176 \times 10^{-12} \text{ m}^{-3} \text{ kg}^{-1} \text{ s}^4 \text{ A}^2 [\text{F} / \text{m}]$),

universal constant), A is the surface area of the plates, and d is the distance between the plates. Any two metallic surfaces can form a coupling or parasitic capacitance provided they are galvanically isolated and have some form of dielectric media between them. For example, two metal plates suspended with air between them, two metals plates rolled or
 5 stacked together with a dielectric media between them, pins on a connector (or IC) with air or some dielectric media between them, or traces on a PCB separated by air or a dielectric media (e.g., solder mask material or conformal coating). In addition, points of concentricity (e.g., edge of a conductor) can contribute to the coupling by what is referred to as the “edge effect”. The contribution the magnitude of the capacitance by this effect is
 10 random and unpredictable. It is also a major contributor to cross-talk and is very susceptible to process control in PCB manufacturing.

[0026] Figure 3 schematically illustrates a Wheatstone bridge 160 formed by the coupling capacitances. The signal source $v_s(t)$ is the disturbing voltage (or signal) and $v_n(t)$ is the noise or crosstalk voltage produced by the imbalance of the bridge. If C is unit
 15 capacitance (unity), then $C/2$ is $1/2$. This allows the magnitude of the noise voltage to be verified mathematically as follows:

$$[0027] \quad v_n(t) = v_s(t) \left[\frac{C_{3,4}}{C_{3,4} + C_{3,5}} - \frac{C_{4,6}}{C_{4,6} + C_{5,6}} \right]$$

$$[0028] \quad v_n(t) = v_s(t) \left[\frac{1}{\frac{1}{2} + 1} - \frac{\frac{1}{2}}{\frac{1}{2} + 1} \right] = v_s(t) \left[\frac{2}{3} - \frac{1}{3} \right] = \frac{v_s(t)}{3}$$

[0029] The magnitude of the noise voltage is $1/3$ of the magnitude of the input voltage.
 20 For the noise voltage to be zero, the bridge 160 must be balanced by the addition of capacitance 162 as shown in Figure 4.

[0030] Connecting capacitors in parallel results in a value that is the sum of the two capacitances. Adding a capacitance 164 of $C/2$ to the 4,6, and 3,5 conductive pairs results in the following value.

$$25 \quad [0031] \quad \frac{C}{2} + \frac{C}{2} = \frac{2C}{2} = C$$

[0032] If C is unit capacitance (unity), the balanced to be verified mathematically as follows:

$$[0033] \quad v_n(t) = v_s(t) \left[\frac{C_{3,4}}{C_{3,4}+C_{3,5}} - \frac{C_{4,6}}{C_{4,6}+C_{5,6}} \right]$$

$$[0034] \quad v_n(t) = v_s(t) \left[\frac{1}{1+1} - \frac{1}{1+1} \right] = v_s(t) \left[\frac{1}{2} - \frac{1}{2} \right] = 0$$

[0035] The most common technique used to mitigate (e.g., tune) the noise or cross-talk voltage involves the positioning of PCB traces to increase the capacitive coupling between the non-adjacent pairs. This is quite effective assuming that the position of the connector contacts is always consistent and the PCBs used for interconnection are always manufactured using processes that produce consistent PCBs.

[0036] PCBs that have been tuned to remove imbalances for cross-talk performance requires must be manufacturing consistently. Figures 5A, 5B and 5C conceptually illustrate aspects of different conductive traces 170 situated on a PCB substrate 172. The PCB cross section shown in Figure 5A what an ideal trace structure would look like. The cross section shown in Figure 5B is an over-etch condition and the cross section in Figure 5C is an under-etch condition. In Figure 5A, C is the unit capacitance between two adjacent traces 170 and C_f is the fringe capacitance.

[0037] PCBs used in an RJ45 application, for example, may require a considerable amount of tuning to mitigate the cross-talk effect caused by an imbalanced arrangement of connector contacts. In addition, the capacitive coupling is usually in the pico and femto farad range ($10^{-12} - 10^{-15}$), which makes the tuning susceptible to variations in PCB fabrication.

[0038] Another method is to locate a mid-point and reverse one conductive pair. This reverses the phase of part of the noise voltage cancelling most of the noise overall. In open wire telegraph applications this was referred to as the transposition theorem. However, the midpoint is never exact due to fabrication tolerance issues.

[0039] Figure 6 is a block diagram schematically illustrating aspects of crosstalk compensation system in accordance with the present disclosure. As described above, conductive traces 170 are situated on a PCB substrate 172. A capacitive coupling system 176 is positioned proximate the conductive traces 170 to selectively adjust capacitance to compensate for the imbalance in the signal traces 172 caused, for example, by fabrication instability.

[0040] Since the magnitude of coupling capacitance is very small, some examples of the capacitive coupling system 176 disclosed herein use an application specific integrated circuit (ASIC) to adjust or compensate for the imbalance in signal traces. The ASIC is positioned across the signal paths but is galvanically isolated by a dielectric interface. The dielectric can be a layer of HfO_2 or SiO_2 or an equivalent. Inside the ASIC is an array of metal (or semiconductor) pads that are positioned above each signal path to form a finite capacitor.

[0041] Figure 7 is a schematic top view, and Figures 8A and 8B are end views conceptually illustrating aspects of an ASIC 180 in accordance with the present disclosure.

Figure 7 shows pads 182 positioned above the signal paths 170 for the 4,5 and 3,6 conductors of the connector 100. The pads 182 are connected to switches 184 via a conductive linkage or path 186. Figures 8A and 8B illustrate further aspects of the ASIC 180, which includes a housing 190 surrounding a semiconductor die 192. The pads 182 are situated on a dielectric layer 194 such as SiO_2 , HfO_2 , etc., and a first side 194a of the dielectric layer 194 is positioned over the conductive paths 170. The pads 182 are positioned on a second side 194b of the dielectric layer 194 opposite the first side 194a. Figure 8A conceptually shows the physical implementation of the ASIC 180 positioned over the signal paths 170, and Figure 8B illustrates the electrical equivalent. Figure 7 further illustrates an example of the distribution of the coupling capacitance along the length of the signal paths 170. When the switch 184 is activated, an electrical path is created between the corresponding pads 182 and a finite coupling capacitance is added between the signal paths 170 as shown in Figure 8B.

[0042] In this manner, capacitance can be added incrementally along the length of the signal paths 170 while keeping the ASIC 180 electrically isolated. Using a lumped parameter can cause a resonance effect to occur at specific frequencies. As shown in Figure 8B, each linkage 186 between the pads 182 connects two capacitors 152, 188 in series with a total capacitance equal to $C_{ASIC}/2$. However, since the capacitors 188 are distributed along the length of the signal path 170, the effect is additive but not lumped. The total capacitance added between two signal paths 170 is $nC_{ASIC}/2$ where n is the number of linkages 186 that have been activated or turned on using the associated switches 184. Once the desired capacitance has been added, the switches 184 can be fused or latched in a permanent ON state. In some examples, battery technology is used inside to

the ASIC 180 so the switches 184 are not permanently fused allowing the compensation to be repeatedly changed. In other envisioned embodiments, MEMS technology is employed to create low resistance switches 184 that can be toggled to allow repetitive compensation.

[0043] An example of the architecture of the ASIC 180 is shown in Figure 9. The illustrated ASIC 180 includes the dielectric interface layer 194 that is situated proximate the conductive traces 170, substrate 172, etc. One or more metal layers 216 include the pads 182 and interconnecting links 186, and is positioned over the dielectric layer 194. One or more switch layers 214 that include the switches 184 are situated over the metal layer 216. A logic control layer 212 provides matrix decoding for switch selection, and may contain a microcontroller core or simple I2C address decoding system. An input/output (IO) interface layer 210 is situated over the logic control layer 212 for communicating with external devices such as a computer or other processing device.

[0044] Figure 10 is a flow diagram illustrating an example of a compensation process using the disclosed compensation system 176. In block 230, crosstalk is measured between preselected conductor pairs (e.g., 4,5 – 3,6). If the coupling capacitances are not balanced as determined in decision block 232, the required additional capacitance is determined in block 235, and the required capacitance is added in block 236 by operating the switches 184. The process then returns to block 230 and repeats until decision block 232 determines the circuit is balanced. In some implementations, the process then continues by fusing the switches 184 in block 240, and the crosstalk is again measured in block 242 to validate the compensation process.

[0045] Various modifications and alterations of this disclosure may become apparent to those skilled in the art without departing from the scope and spirit of this disclosure, and it should be understood that the scope of this disclosure is not to be unduly limited to the illustrative examples set forth herein.

What is claimed is:

1. A capacitive coupling system, comprising:
 - a plurality of conductive pads situated on a dielectric layer;
 - a plurality of switches, each switch connected between a pair of the conductive pads via conductive linkages, the switches being operable to selectively connect selected pairs of the conductive pads.
2. The capacitive coupling system of claim 1, further comprising an ASIC, the ASIC including:
 - the dielectric layer;
 - a metal layer including the plurality of switches situated over the dielectric layer;
 - a switch layer including the plurality of switches situated over the metal layer;
 - a logic controller layer situated over the switch layer; and
 - an input/output layer situated over the logic controller layer.
3. The capacitive coupling system of claim 2, wherein the logic control layer includes a microcontroller.
4. The capacitive coupling system of claim 1, wherein the plurality of switches are fusible switches configured to be latched in a permanent ON state.
5. A electrical connector system, comprising:
 - a plurality of conductive traces situated on a substrate, the conductors being arranged as differential pairs;
 - a dielectric layer having first and second sides, the first side being positioned adjacent the conductive traces;
 - a plurality of conductive pads situated on the second side of the dielectric layer;
 - a plurality of switches, each switch connected between a pair of the conductive pads via conductive linkages, the switches being operable to selectively connect selected pairs of the conductive pads to adjust capacitive coupling between the differential pairs of the conductive traces.

6. The electrical connector system of claim 5, further comprising an ASIC, the ASIC including:

- the dielectric layer;
- a metal layer including the plurality of switches situated over the dielectric layer;
- a switch layer including the plurality of switches situated over the metal layer;
- a logic controller layer situated over the switch layer; and
- an input/output layer situated over the logic controller layer.

7. The electrical connector system of claim 5, wherein the switches are operable in response to a capacitance measurement between preselected conductor pairs.

8. A method adjusting capacitive coupling between conductors of an electrical connector, comprising:

- measuring capacitance between a preselected pair of conductors;
- determining whether the measured capacitance between the preselected pair of conductors is balanced;
- if the measured capacitance between the preselected pair of conductors is not balanced, then adding incremental capacitance between the preselected pair of conductors.

9. The method of claim 8, further comprising calculating the incremental capacitance.

10. The method of claim 8, wherein adding the incremental capacitance includes, closing a switch a connected between a pair of conductive pads, the conductive pads being situated proximate respective connectors of the pair of conductors.

11. The method of claim 10, further comprising:
if the measured capacitance between the preselected pair of conductors is balanced,
then fusing the switches in a permanent ON state.

12. The method of claim 11, further comprising:
after fusing the switch, measuring capacitance between the preselected pair of conductors.

13. The method of claim 8, further comprising situating a capacitive coupling system adjacent the conductors of the electrical connector, including:

- situating a first side of a dielectric layer adjacent the conductors;
- situating a plurality of switches on a second side of the dielectric layer;
- providing conductive links between a switch layer including the plurality of switches situated over the metal layer.

14. The method of claim 13, wherein situating the capacitive coupling system adjacent the conductors of the electrical connector includes providing an ASIC, the ASIC including:

- the dielectric layer;
- the metal layer;
- the switch layer;
- a logic controller layer situated over the switch layer; and
- an input/output layer situated over the logic controller layer.




FIG. 1






FIG. 2

**FIG. 3****FIG. 4**

3/5

FIG. 5A




FIG. 5B




FIG. 5C





FIG. 6




FIG. 7




FIG. 8A






FIG. 8B

**FIG. 9****FIG. 10**

A. CLASSIFICATION OF SUBJECT MATTER**H01R 13/719(2011.01)i, H01R 24/44(2011.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01R 13/719; H01R 13/66; H04J 1/12; H05K 1/16; H01R 24/00; H01R 24/44

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: communication, connector, capacitive compensation, ASIC, switch, pads, balance

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005-0181676 A1 (JACK E. CAVENEY et al.) 18 August 2005	1,4
Y	See abstract, paragraphs [0149],[0195],[0216],[0220] and figures 4-7,28,41-42.	8-9
A		2-3,5-7,10-14
Y	US 8287317 B2 (FRANK M. STRAKA et al.) 16 October 2012	8-9
	See abstract, column 5, lines 22-27 and figures 13, 16.	
A	US 2004-0184247 A1 (LUC ADRIAENSSENS et al.) 23 September 2004	1-14
	See abstract, paragraphs [0024]-[0034] and figures 1(a)-2.	
A	US 2009-0104821 A1 (MARTI C. FRANKLIN et al.) 23 April 2009	1-14
	See abstract, paragraphs [0034], [0037]-[0038] and figures 9A, 10.	
A	US 2010-0062644 A1 (ROBERT A. AEKINS et al.) 11 March 2010	1-14
	See abstract, paragraphs [0160]-[0161] and figure 25.	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

29 October 2015 (29.10.2015)

Date of mailing of the international search report

29 October 2015 (29.10.2015)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office


189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

KIM, Sung Gon

Telephone No. +82-42-481-8746



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/040364

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005-0181676 A1	18/08/2005	AT 413706 T	15/11/2008
		AU 2005-216335 A1	09/09/2005
		AU 2005-216335 B2	31/03/2011
		CA 2557465 A1	09/09/2005
		CA 2557465 C	19/05/2015
		CN 101107753 A	16/01/2008
		CN 101107753 B	26/05/2010
		CN 101635416 A	27/01/2010
		CN 101635416 B	24/08/2011
		CN 101820121 A	01/09/2010
		CN 102032486 A	27/04/2011
		CN 102176584 A	07/09/2011
		CN 1943276 A	04/04/2007
		CN 1943276 B	23/05/2012
		DE 602005010830 D1	18/12/2008
		EP 1719215 A1	08/11/2006
		EP 1719215 B1	05/11/2008
		EP 1731003 A2	13/12/2006
		EP 1731003 B1	30/03/2011
		EP 2073320 A2	24/06/2009
		EP 2073320 A3	25/11/2009
		EP 2337165 A2	22/06/2011
		JP 2007-524207 A	23/08/2007
		JP 4828434 B2	30/11/2011
		US 2007-0117469 A1	24/05/2007
		US 2007-0273299 A1	29/11/2007
		US 2009-0075523 A1	19/03/2009
		US 2009-0167202 A1	02/07/2009
		US 2011-0086549 A1	14/04/2011
		US 2012-0329326 A1	27/12/2012
		US 2014-0038461 A1	06/02/2014
		US 2015-0004849 A1	01/01/2015
		US 7179131 B2	20/02/2007
		US 7452246 B2	18/11/2008
		US 7489086 B2	10/02/2009
		US 7874879 B2	25/01/2011
		US 8148905 B2	03/04/2012
		US 8262415 B2	11/09/2012
		US 8550850 B2	08/10/2013
		US 8834207 B2	16/09/2014
		WO 2005-081369 A1	01/09/2005
		WO 2005-084080 A2	09/09/2005
		WO 2005-084080 A3	10/11/2005
US 8287317 B2	16/10/2012	AU 2009-282836 A1	25/02/2010
		CA 2734133 A1	25/02/2010
		CN 102124609 A	13/07/2011
		CN 102124609 B	11/09/2013
		EP 2329566 A1	08/06/2011

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/040364

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004-0184247 A1	23/09/2004	JP 2012-500466 A	05/01/2012
		JP 5599795 B2	01/10/2014
		KR 10-2011-0042322 A	26/04/2011
		MX 2011001727 A	21/03/2011
		US 2010-0048040 A1	25/02/2010
		US 2012-0190240 A1	26/07/2012
		US 8137141 B2	20/03/2012
		WO 2010-022231 A1	25/02/2010
US 2004-0184247 A1	23/09/2004	AU 2004-223161 A1	07/10/2004
		AU 2004-223161 B2	12/11/2009
		AU 2004-223161 C1	20/05/2010
		AU 2009-225285 A1	29/10/2009
		AU 2009-225285 B2	22/12/2011
		CN 100484364 C	29/04/2009
		CN 1762184 A	19/04/2006
		DE 112004000399 T5	23/02/2006
		GB 0517923 D0	12/10/2005
		GB 2415094 A	14/12/2005
		GB 2415094 B	19/09/2007
		US 2007-0184724 A1	09/08/2007
		US 7265300 B2	04/09/2007
		US 7459640 B2	02/12/2008
		WO 2004-086828 A1	07/10/2004
US 2009-0104821 A1	23/04/2009	BR PI0816838 A2	17/03/2015
		CA 2699970 A1	26/03/2009
		CA 2715824 A1	22/04/2011
		CA 2754937 A1	16/09/2010
		CN 101796694 A	04/08/2010
		CN 101796694 B	11/09/2013
		CN 102044803 A	04/05/2011
		CN 102349202 A	08/02/2012
		CN 102349202 B	21/05/2014
		EP 2191541 A2	02/06/2010
		EP 2315317 A1	27/04/2011
		EP 2406857 A2	18/01/2012
		KR 10-2010-0074141 A	01/07/2010
		KR 10-2011-0044162 A	28/04/2011
		KR 10-2011-0136838 A	21/12/2011
		MX 2010002254 A	25/03/2010
		TW 201044715 A	16/12/2010
		TW 201134026 A	01/10/2011
		US 2010-0041274 A1	18/02/2010
		US 7736195 B1	15/06/2010
		US 7824231 B2	02/11/2010
		US 7967645 B2	28/06/2011
		WO 2009-039459 A2	26/03/2009
		WO 2009-039459 A3	07/05/2009
		WO 2010-104968 A2	16/09/2010

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/040364

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		WO 2010-104968 A3	13/01/2011
US 2010-0062644 A1	11/03/2010	CA 2723245 A1	12/11/2009
		CA 2723245 C	04/02/2014
		CN 102057541 A	11/05/2011
		CN 102057541 B	31/07/2013
		EP 2286491 A1	23/02/2011
		EP 2486631 A1	15/08/2012
		EP 2486631 A4	27/11/2013
		US 7601034 B1	13/10/2009
		US 7976348 B2	12/07/2011
		WO 2009-137430 A1	12/11/2009
		WO 2011-044316 A1	14/04/2011