



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> :  H01L		A2	(11) International Publication Number: <b>WO 00/57454</b>  (43) International Publication Date: 28 September 2000 (28.09.00)
<p>(21) International Application Number: PCT/SE00/00490</p> <p>(22) International Filing Date: 13 March 2000 (13.03.00)</p> <p>(30) Priority Data: 60/125,245 19 March 1999 (19.03.99) US 09/434,166 4 November 1999 (04.11.99) US</p> <p>(71) Applicant: TELEFONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE).</p> <p>(72) Inventor: VAN ZEIJL, Paul, T., M.; Dasstraat 52, NL-7559 AD Hengelo (NL).</p> <p>(74) Agent: ERICSSON MOBILE COMMUNICATIONS AB; IPR Department, S-221 83 Lund (SE).</p>		<p>(81) Designated States: AE, AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), DM, EE, EE (Utility model), ES, FI, FI (Utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p><b>Published</b> <i>Without international search report and to be republished upon receipt of that report.</i></p>	
<p>(54) Title: IMPROVED INTEGRATED OSCILLATORS AND TUNING CIRCUITS</p> <p>(57) Abstract</p> <p>An integrated Voltage controlled oscillator (VCO) includes varactors and fixed capacitors formed in a "stacked" arrangement. Forming the VCO integrated circuit by "stacking" fixed capacitors upon underlying varactors frees up semiconductor surface area for use by other circuit components or permits the implementation of a smaller integrated circuit package. "Stacking" further permits a decrease in parasitic capacitance associated with interconnections between the fixed capacitors and other components of the VCO.</p>			

***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<b>AL</b>	Albania	<b>ES</b>	Spain	<b>LS</b>	Lesotho	<b>SI</b>	Slovenia
<b>AM</b>	Armenia	<b>FI</b>	Finland	<b>LT</b>	Lithuania	<b>SK</b>	Slovakia
<b>AT</b>	Austria	<b>FR</b>	France	<b>LU</b>	Luxembourg	<b>SN</b>	Senegal
<b>AU</b>	Australia	<b>GA</b>	Gabon	<b>LV</b>	Latvia	<b>SZ</b>	Swaziland
<b>AZ</b>	Azerbaijan	<b>GB</b>	United Kingdom	<b>MC</b>	Monaco	<b>TD</b>	Chad
<b>BA</b>	Bosnia and Herzegovina	<b>GE</b>	Georgia	<b>MD</b>	Republic of Moldova	<b>TG</b>	Togo
<b>BB</b>	Barbados	<b>GH</b>	Ghana	<b>MG</b>	Madagascar	<b>TJ</b>	Tajikistan
<b>BE</b>	Belgium	<b>GN</b>	Guinea	<b>MK</b>	The former Yugoslav Republic of Macedonia	<b>TM</b>	Turkmenistan
<b>BF</b>	Burkina Faso	<b>GR</b>	Greece	<b>ML</b>	Mali	<b>TR</b>	Turkey
<b>BG</b>	Bulgaria	<b>HU</b>	Hungary	<b>MN</b>	Mongolia	<b>TT</b>	Trinidad and Tobago
<b>BJ</b>	Benin	<b>IE</b>	Ireland	<b>MR</b>	Mauritania	<b>UA</b>	Ukraine
<b>BR</b>	Brazil	<b>IL</b>	Israel	<b>MW</b>	Malawi	<b>UG</b>	Uganda
<b>BY</b>	Belarus	<b>IS</b>	Iceland	<b>MX</b>	Mexico	<b>US</b>	United States of America
<b>CA</b>	Canada	<b>IT</b>	Italy	<b>NE</b>	Niger	<b>UZ</b>	Uzbekistan
<b>CF</b>	Central African Republic	<b>JP</b>	Japan	<b>NL</b>	Netherlands	<b>VN</b>	Viet Nam
<b>CG</b>	Congo	<b>KE</b>	Kenya	<b>NO</b>	Norway	<b>YU</b>	Yugoslavia
<b>CH</b>	Switzerland	<b>KG</b>	Kyrgyzstan	<b>NZ</b>	New Zealand	<b>ZW</b>	Zimbabwe
<b>CI</b>	Côte d'Ivoire	<b>KP</b>	Democratic People's Republic of Korea	<b>PL</b>	Poland		
<b>CM</b>	Cameroon			<b>PT</b>	Portugal		
<b>CN</b>	China	<b>KR</b>	Republic of Korea	<b>RO</b>	Romania		
<b>CU</b>	Cuba	<b>KZ</b>	Kazakhstan	<b>RU</b>	Russian Federation		
<b>CZ</b>	Czech Republic	<b>LC</b>	Saint Lucia	<b>SD</b>	Sudan		
<b>DE</b>	Germany	<b>LI</b>	Liechtenstein	<b>SE</b>	Sweden		
<b>DK</b>	Denmark	<b>LK</b>	Sri Lanka	<b>SG</b>	Singapore		
<b>EE</b>	Estonia	<b>LR</b>	Liberia				

## IMPROVED INTEGRATED OSCILLATORS AND TUNING CIRCUITS

### BACKGROUND

5 The present invention relates generally to integrated circuits, and more specifically, to integrated circuits containing active circuitry and fixed capacitors.

Voltage tuneable capacitors (varactors) and fixed capacitors are conventionally used together in a wide variety of different electrical circuits. Such circuits include, for example, tuneable circuits (e.g., lowpass, highpass, bandpass, or bandstop filters) or  
10 voltage controlled oscillators (VCO's). In such circuits, the varactor is used in conjunction with a variable applied voltage, and one or more fixed capacitors, to "tune" the output of the circuit. In the case of filter circuits, the voltage applied to the varactor is varied to "tune" the output voltage response of the filter as a function of the frequency of the input signal. An example of a conventional varactor-tuned filter is disclosed in U.S.  
15 Patent No. 5,107,233. In the case of a VCO, the voltage applied to the varactor is varied to "tune" the output frequency of the oscillator. An example of a conventional varactor-controlled oscillator is disclosed in U.S. Patent No. 5,694, 092.

Tuneable filter circuits and VCO's have applicability in a wide variety of electrical devices including devices that require the use of integrated circuitry due to constraints on  
20 acceptable circuit dimensions. Such constraints are common in circuitry contained in many commercially available devices, including for example, transceiver circuitry contained in mobile radio telephones. The use of integrated circuits in such devices permits the circuitry to be disposed within smaller housings thus allowing for easier portability of the overall device. Tuneable filter circuits and VCO's are therefore  
25 commonly fabricated as semiconductor integrated circuits in many devices. An example of a monolithic integrated VCO is disclosed in U.S. Patent No. 4,458,215 to Huang. As shown in Figs. 1 and 2 of this patent, the varactors (52, 54, 56, 68) and fixed capacitors (15, 16) are typically fabricated on a specified area of a semiconductor substrate (20).

Drawbacks with this conventionally configured integrated circuit include, however, a relatively large surface area due to the side by side disposition of the varactors (52, 54, 56, 68) and capacitors (15, 16) and the parasitic capacitance associated with the relatively lengthy interconnections used between the VCO components. The total cost of an 5 integrated circuit, which includes a circuit such as the VCO disclosed in Huang, is a function of the amount of semiconductor area consumed by the fabricated circuitry. Furthermore, the distance between components disposed side by side in an integrated circuit increases the parasitic capacitance associated with the interconnections between components. This parasitic capacitance can reduce the tuneable range of the VCO and 10 otherwise be detrimental to VCO performance. The side by side disposition of the varactors and fixed capacitors of conventional integrated circuits such as Huang therefore increases the parasitic capacitance associated with the integrated circuit and the relative cost associated with constructing the integrated circuit.

15

### SUMMARY OF THE INVENTION

It is thus an object of exemplary embodiments of the invention to fabricate an integrated circuit, that includes one or more active circuits and one or more fixed capacitors, which reduces the semiconductor surface area consumed by the disposition of the components of the integrated circuit and/or the associated parasitic capacitance of the 20 integrated circuit.

One exemplary embodiment of the invention achieves the above described objects and includes an integrated circuit which comprises a first portion of the integrated circuit having a first surface and comprising one or more layers of semiconductor material. The integrated circuit of this exemplary embodiment further comprises a capacitor comprising 25 at least one conductive layer and a dielectric layer, wherein the capacitor is formed upon the first surface of the first portion of the integrated circuit.

These and other objects and features will be apparent from this written description and appended drawings. The foregoing is provided as a convenient summary, the invention to be protected being defined by the patent claims and equivalents thereof.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

The objects and advantages of the invention will be understood by reading the following detailed description in conjunction with the drawings in which:

FIG. 1 is a structural diagram of the layer structure of an exemplary embodiment 5 of the present invention employing a varactor and fixed capacitor;

FIG. 2 is a schematic diagram of a voltage controlled oscillator of another exemplary embodiment of the invention;

FIG. 3 is a layout of VCO components in accordance with conventional techniques;

10 FIG. 4 is a layout of the VCO in accordance with exemplary embodiments of the invention; and

FIG. 5 is a structural diagram of the layer structure of an exemplary embodiment of the invention employing an active circuit and a fixed capacitor.

15

### **DETAILED DESCRIPTION**

According to exemplary embodiments of the present invention, an active circuit such as a varactor, and a fixed capacitor, can be fabricated in a semiconductor integrated circuit in such a manner as to reduce the semiconductor surface area dedicated to the active circuit/fixed capacitor combination and to possibly minimize parasitic

20 capacitances. Fig. 1 illustrates an exemplary layer structure **100** of a combination varactor **110** and fixed capacitor **105** of the present invention. In the exemplary embodiment shown, the fixed capacitor **105** comprises two conductive layers **115** and **120** with an intervening insulating layer **125** (e.g., SiO, SiO<sub>2</sub>, GaAs, ZnS, MgF<sub>2</sub>). Conductive layers **115** and **120** can be composed of materials such as Al, Ti, W, or AlCu, though one skilled 25 in the art will recognize that other appropriate conductive materials may be used. The capacitor **105** is fabricated on a surface of the varactor **110**, instead of the substrate **130**, thus requiring less surface area of the integrated circuit to be dedicated to the varactor/capacitor combination. Furthermore, disposition of the capacitor **105** upon a surface of the varactor **110** may permit a decrease in the length of any interconnections

between the varactor and capacitor or between the varactor and capacitor and surrounding circuitry. In particular, parasitic capacitance can be minimized in the case where the circuit configuration requires a direct electrical connection between the varactor **110** and capacitor **105** portions of the integrated circuit. In such a case, disposition of the 5 capacitor **105** upon a surface of the varactor **110** will permit the interconnection length between the two to be minimized, in turn, minimizing parasitic capacitance.

A CMOS process can be used to fabricate the layer structure **100** of the exemplary embodiment illustrated in Fig. 1. One skilled in the art will recognize, however, that the layer structure **100** can be fabricated using other known processes including, for example, 10 BICMOS, SiGe, or GaAs processes. In the exemplary CMOS process, a N+ buried layer **135** is formed in the P substrate **130** and an N- epitaxial layer **140**. A dopant is further implanted in the epitaxial layer **140** to form the N+ sinker regions **145**. A P conductivity type doping material is also implanted in the epitaxial layer **140** to create the P+ region **155**. Insulating regions **150** (e.g., SiO, SiO<sub>2</sub>, GaAs, ZnS, MgF<sub>2</sub>) are further formed 15 between the N+ sinker regions **145** and P+ region **155**. In forming the above described layers or regions, one skilled in the art will appreciate that the materials and doping concentrations used for each layer/region will be process dependent. For example, in silicon processes, B, As, Sb, P, Ga and In dopants can be used with doping concentrations generally in the range of 10<sup>16</sup> to 10<sup>20</sup> per cm<sup>3</sup>.

20 To obtain a low-ohmic connection, conductive layers M1 **160**, M2 **165**, and M3 **170** are formed upon the N+ sinker regions **145**, the insulating regions **150**, and the P+ region **155**. Conductive layers **160**, **165**, and **170** can be composed of materials such as Al, Ti, W, or AlCu, though one skilled in the art will recognize that other appropriate conductive materials may be used. An insulating layer **175** (e.g., SiO, SiO<sub>2</sub>, GaAs, ZnS, 25 MgF<sub>2</sub>) is formed between each of the conductive layers and vias **180** can be used to connect each conductive layer to the next layer. First portions of conductive layers M1 and M2 form a first cathode electrode **185**. Second portions of conductive layers M1 and M2 and a first portion of conductive layer M3 form a second cathode electrode **190**. Third portions of M1 and M2 and a second portion of M3 form an anode electrode **197**.

To obtain a high-Q of the varactor, cathode electrodes **185** and **190** can be shorted together (not shown).

As an interstitial layer between the varactor **110** and the capacitor **105**, a further insulating layer **195** is formed upon conductive layer M3 **170**. However, if a substantially 5 direct connection between conductive layers M4 **120** and M3 **170** is required, then vias (not shown) may be used to interconnect M4 **120** with either the cathode electrode **190** or anode electrode **197**. Use of vias to interconnect the M4 **120** and M3 **170** layers will ensure a low parasitic capacitance.

To fabricate capacitor **105**, conductive layer M4 **120** is formed upon insulating 10 layer **195** to create the lower plate of the capacitor **105**. Insulating layer **125** is then formed upon conductive layer M4 **120** and conductive layer M5 **115** is formed upon insulating layer **125** to create the upper plate of the capacitor **105**. As will be appreciated by one skilled in the art, the formation of each of the above described layers of the varactor **110** and capacitor **105** can be performed using any conventional techniques 15 appropriate for the layer being established including, but not limited to, growth or deposition techniques.

In a second exemplary embodiment, the capacitor **105** and varactor **110** combination illustrated in Fig. 1 can be used in an exemplary voltage controlled oscillator **200**, as shown in Fig. 2, fabricated in an Application Specific Integrated Circuit (ASIC). 20 In the VCO of Fig. 2, each of C0 **205** and C2 **215**, and C1 **210** and C3 **220**, can correspond to a single varactor/capacitor combination shown in the layer structure of Fig. 1. Using a conventional integrated circuit configuration, with varactors C0 **205** and C1 **210** disposed side by side on the surface of the semiconductor, a surface layout such as that shown in Fig. 3 would result. In accordance with the present invention, however, 25 "stacking" the capacitor **105** upon the varactor **110** advantageously permits a reduction in the amount of surface area required for the capacitor/varactor combination and thus, a smaller ASIC, or more surface area available for other circuit components. This is illustrated in Fig. 4, where capacitor C2 **215** is disposed over varactor C0 **205** and capacitor C3 **220** is disposed over varactor C1 **210**.

One skilled in the art will recognize that, even though an exemplary VCO is described with respect to Fig. 2, any number of different ASIC's can use the varactor/capacitor layer structure illustrated in Fig. 1. Such ASIC's could include, for example, tuneable filter arrangements such as tuneable lowpass, highpass, bandpass, or 5 bandstop filters which use both a varactor and capacitor. One skilled in the art will further recognize that the exemplary embodiments of the invention can be broadly applied to any active circuitry contained within an integrated circuit that additionally uses one or more capacitors. As shown in Fig. 5, a capacitor layer structure **500** can be "stacked" upon any active circuit **505**, instead of formed on the substrate **510**, for the purpose of 10 conserving semiconductor surface area and permitting an increase in the packaging density of the ASIC. Active circuit **505** can include, for example, a mixer, an amplifier, an analog-to-digital or digital-to-analog converter, a demodulator, a modulator, or a power or current controlled oscillator.

Although a number of embodiments are described herein for purposes of 15 illustration, these embodiments are not meant to be limiting. Those of ordinary skill in the art will recognize modifications that can be made in the illustrated embodiment. Such modifications are meant to be covered by the spirit and scope of the appended claims.

**What is Claimed is:**

1. An integrated circuit comprising:
  - a first portion of the integrated circuit, said first portion having a first surface and comprising one or more layers of semiconductor material; and
  - a capacitor comprising at least one conductive layer and a dielectric layer, wherein the capacitor is formed upon the first surface of the first portion of the integrated circuit.
- 10 2. The integrated circuit of claim 1, wherein the first portion of the integrated circuit includes a varactor.
- 15 3. The integrated circuit of claim 1, wherein the first portion of the integrated circuit includes a first layer and wherein a surface of the first layer forms said first surface.
- 20 4. The integrated circuit of claim 2, wherein the varactor includes one or more anode electrodes and one or more cathode electrodes and wherein either the one or more anode electrodes or the one or more cathode electrodes are formed from one or more conductive layers.
5. The integrated circuit of claim 1, wherein the integrated circuit is an oscillator.
- 25 6. The integrated circuit of claim 5, wherein the oscillator is a voltage controlled oscillator.

-8-

7. The integrated circuit of claim 5, wherein the oscillator is a current controlled oscillator.

8. The integrated circuit of claim 5, wherein the oscillator is a power  
5 controlled oscillator.

9. The integrated circuit of claim 1, wherein the integrated circuit is a mixer.

10. The integrated circuit of claim 1, wherein the integrated circuit is an  
10 amplifier.

11. The integrated circuit of claim 1, wherein the integrated circuit is an analog-to-digital converter.

15 12. The integrated circuit of claim 1, wherein the integrated circuit is a digital-to-analog converter.

13. The integrated circuit of claim 1, wherein the integrated circuit is a  
modulator.

20

14. The integrated circuit of claim 1, wherein the integrated circuit is a demodulator.

25

15. The integrated circuit of claim 1, wherein the integrated circuit is a filter.  
16. The integrated circuit of claim 2, wherein the integrated circuit is a  
tunable filter.

17. The integrated circuit of claim 1, wherein the integrated circuit is formed using a CMOS process.

18. The integrated circuit of claim 1, wherein the integrated circuit is formed  
5 using a BICMOS process.

19. The integrated circuit of claim 1, wherein the integrated circuit is formed using a SiGe process.

10 20. The integrated circuit of claim 1, wherein the integrated circuit is formed using a GaAs process.

21. The integrated circuit of claim 1, wherein the one or more layers comprise a plurality of layers of semiconductor material.

15 22. The integrated circuit of claim 3, wherein said first layer is comprised of an insulating material.

20 23. The integrated circuit of claim 3, wherein at least a portion of said first layer is comprised of a conductive material.

24. The integrated circuit of claim 4, wherein the one or more cathode electrodes comprises at least two cathode electrodes.

25 25. The integrated circuit of claim 24, wherein the at least two cathode electrodes are shorted together.

26. The integrated circuit of claim 22, wherein the insulating material is selected from the group consisting of SiO, SiO<sub>2</sub>, ZnS, and MgF<sub>2</sub>.

-10-

27. The integrated circuit of claim 1, wherein the at least one conductive layer is formed from materials selected from the group consisting of Al, Ti, W, and AlCu.

5 28. The integrated circuit of claim 4, wherein the one or more conductive layers are formed from materials selected from the group consisting of Al, Ti, W, and AlCu.




FIG. 1

**SUBSTITUTE SHEET (RULE 26)**




FIG. 2




FIG 3




FIG. 4




FIG. 5