

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 896 475 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
22.09.1999 Bulletin 1999/38

(51) Int. Cl.⁶: **H04N 7/24**, G06F 13/00,
G06F 9/38

(43) Date of publication A2:
10.02.1999 Bulletin 1999/06

(21) Application number: **98202172.7**

(22) Date of filing: **28.02.1995**

(84) Designated Contracting States:
AT BE CH DE FR GB IE IT LI NL

(30) Priority: **24.03.1994 GB 9405914**

(62) Document number(s) of the earlier application(s) in
accordance with Art. 76 EPC:
95301301.8 / 0 674 443

(71) Applicant:
Discovision Associates
Irvine, CA 92614 (US)

(72) Inventors:
• **Wise, Adrian Philip**
Frenchay, Bristol BS16 1NA (GB)

- **Sotheran, Martin William**
Dursley, Gloucestershire GL11 6BD (GB)
- **Robbins, William Philip**
CAM, Gloucestershire GL11 5PE (GB)
- **Finch, Helen Rosemary**
Gloucester GL12 7ND (GB)
- **Boyd, Kevin James**
Bristol BS7 9DL (GB)

(74) Representative:
Vuillermoz, Bruno et al
Cabinet Laurent & Charras
B.P. 32
20, rue Louis Chirpaz
69131 Ecully Cédex (FR)

(54) Start code detecting apparatus for video data stream

(57) In a video decoding and decompression system having an input, an output and a plurality of processing stages between the input and the output defining a pipeline, the improvement comprising :

a token generator responsive to a data stream received via said input for generating an interactive interfacing control token, defining a universal adaptation unit, for data functions among said processing stages, wherein said token is variable in length and is transmitted serially through said processing stages of said pipeline, and wherein said token is altered by a said processing stage ;

a first two wire interface disposed between a preceding member and a succeeding member of a pair of adjacent stages comprising an input data storage device (LDIN) and an output data storage device (LDOUT) in each member of said pair, with an output data storage device of the preceding member connected to an input data storage device of the succeeding member, the combination comprising : validation circuitry in each said member to generate a validation signal (IN_VALID, OUT_VALID) with a first state when data stored therein is valid and with a second state when data stored therein is invalid,

said state defining the respective members ability to accept data;

said validation circuitry having at least one validation storage device (LVOUT) to store said validation signal of the respective member of said pair ;

said pair of stages being connected by an acceptance line which conveys an acceptance signal (IN_ACCEPT, OUT_ACCEPT) indicative of the ability of said succeeding member to load data stored in said preceding member ; and

said data storage devices (LDOUT) and validation storage devices (LVOUT) being connected to enabling circuitry to generate an enabling signal to enable loading of data and validation signals into said respective storage devices ;

whereby said processing stages are afforded enhanced flexibility in the processing of data.

EP 0 896 475 A3




FIG.6 I



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 20 2172

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
P, X	WO 94 25935 A (ARRAY MICROSYSTEMS INC ; SAMSUNG ELECTRONICS CO LTD (KR)) 10 November 1994 (1994-11-10) * the whole document *	1	H04N7/24 G06F13/00 G06F9/38
X	EP 0 576 749 A (PIONEER DIGITAL DESIGN CENTRE) 5 January 1994 (1994-01-05) * the whole document *	1-8	
Y		9-11	
Y	BURSKY D: "IMAGE-PROCESSING CHIP SET HANDLES FULL-MOTION VIDEO" ELECTRONIC DESIGN, vol. 41, no. 9, 3 May 1993 (1993-05-03), pages 117-120, XP000362680 * the whole document *	9-11	
A	EP 0 572 766 A (IBM) 8 December 1993 (1993-12-08) * the whole document *	1-11	
A	MAYER A C: "THE ARCHITECTURE OF A SINGLE-CHIP PROCESSOR ARRAY FOR VIDEOCOMPRESSION" PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, ROSEMONT, JUNE 8 - 10, 1993, no. CONF. 12, 8 June 1993 (1993-06-08), page 294/295 XP000427624 INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS		TECHNICAL FIELDS SEARCHED (Int.Cl.6) H04N G06F
A	KOMORI S ET AL: "AN ELASTIC PIPELINE MECHANISM BY SELF-TIMED CIRCUITS" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 23, no. 1, February 1988 (1988-02), pages 111-117, XP000051576 -/--		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 29 July 1999	Examiner Giannotti, P
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P04C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 20 2172

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	TOKUMICHI MURAKAMI ET AL: "A DSP ARCHITECTURAL DESIGN FOR LOW BIT-RATE MOTION VIDEO CODEC" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, vol. 36, no. 10, 1 October 1989 (1989-10-01), pages 1267-1274, XP000085313 ---		
A	KAORU UCHIDA ET AL: "A PIPELINED DATAFLOW DATAFLOW PROCESSOR ARCHITECTURE BASED ON A VARIABLE LENGTH TOKEN CONCEPT" ARCHITECTURE, UNIVERSITY PARK, AUG. 15 - 19, 1988, vol. 1, no. CONF. 17, 15 August 1988 (1988-08-15), pages 209-216, XP000079309 BRIGGS F A ---		
A	YONG M CHONG: "A DATA-FLOW ARCHITECTURE FOR DIGITAL IMAGE PROCESSING" WESCON CONFERENCE RECORD, 1 January 1984 (1984-01-01), pages 4/6 1-4/6 10, XP000565437 ---		TECHNICAL FIELDS SEARCHED (Int.Cl.6)
A	ELLIOTT J A ET AL: "REAL-TIME SIMULATION OF VIDEOPHONE IMAGE CODING ALGORITHMS ON RECONFIGURABLE MULTICOMPUTERS" IEE PROCEEDINGS E. COMPUTERS & DIGITAL TECHNIQUES, vol. 139, no. 3 PART E, 1 May 1992 (1992-05-01), pages 269-279, XP000306411 ISSN: 1350-2387 -----		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 29 July 1999	Examiner Giannotti, P
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document	

EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 20 2172

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

29-07-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9425935 A	10-11-1994	US 5699460 A	16-12-1997
		AU 6775394 A	21-11-1994
		EP 0710385 A	08-05-1997
EP 0576749 A	05-01-1994	CA 2099172 A	31-12-1993
		DE 69229338 D	08-07-1999
		JP 2834388 B	09-12-1998
		JP 6348492 A	22-12-1994
		US 5768561 A	16-06-1998
		US 5784631 A	21-07-1998
		US 5603012 A	11-02-1997
		US 5907692 A	25-05-1999
		US 5881301 A	09-03-1999
		US 5809270 A	15-09-1998
EP 0572766 A	08-12-1993	US 5289577 A	22-02-1994
		JP 2761449 B	04-06-1998
		JP 6187434 A	08-07-1994
		SG 43737 A	14-11-1997