


## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : H03L 7/06	A1	(11) International Publication Number: WO 00/70766 (43) International Publication Date: 23 November 2000 (23.11.00)
(21) International Application Number: PCT/US00/13720 (22) International Filing Date: 19 May 2000 (19.05.00)  (30) Priority Data: 60/134,960 19 May 1999 (19.05.99) US 09/574,683 17 May 2000 (17.05.00) US  (71) Applicant (for all designated States except US ZW): PARTHUS TECHNOLOGIES PLC [IE/IE]; 32-34 Harcourt Street, Dublin 2 (IE).  (71) Applicant (for ZW only): SILICON SYSTEMS (US), INC. [US/US]; 2033 Gateway Place, Suite 150, San Jose, CA 95110 (US).  (71)(72) Applicants and Inventors: SMYTH, Mark, M. [IE/IE]; Lisselan, Tramore, Co, Waterford (IE). FOLEY, David, J. [IE/IE]; -, Ahlone Road, Ferbane, Co Offaly (IE).  (72) Inventors; and (75) Inventors/Applicants (for US only): HORAN, John [IE/IE]; 29 The Greens, Ballytrasna, Little Island, Cork (IE). RYAN, John, G. [IE/IE]; Sequoia, Monastery Road, Rochestown, Cork (IE).	(74) Agent: MALLIE, Michael, J.; Blakely, Sokoloff, Taylor & Zafman LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, CA 90025 (US).  (81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

(54) Title: METHOD AND APPARATUS FOR PLL WITH IMPROVED JITTER PERFORMANCE

**(57) Abstract**

An apparatus is described having a current source (520) and a pair of transistors (510a, 510b) coupled to the current source. A pair of variable loads (Ra, Rb) are coupled to the pair of transistors such that a first of the pair of transistors drives a first of the pair of variable loads and a second of the pair of transistors drives a second of the pair of variable loads. Each of the pair of variable loads is coupled to a high gain input (501a) and a low gain input (501b).



***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## **Method and Apparatus for PLL with Improved Jitter Performance**

The present application hereby claims the benefit of the filing date of a related Provisional Application entitled "VOLTAGE CONTROLLED OSCILLATOR (VCO) GAIN REDUCTION METHOD FOR A COMPLETELY ON-CHIP PHASE LOCKED LOOP (PLL)", filed May 19, 1999, and assigned Application Serial No. 60/134,960.

### **FIELD OF THE INVENTION**

The field of the invention relates to Phase Lock Loop (PLL) design and; more specifically, to reducing jitter in the output of a voltage controlled oscillator.

### **BACKGROUND**

Phase Lock Loop (PLL) designs are commonly used to synchronize the output of an oscillator with a reference clock. Synchronization means a reference clock (Ref\_Clock) signal and an oscillator output (Ref\_Clock x N) signal operate at a fixed frequency and phase relationship. The oscillator output appears as a multiple ("N") of the reference clock having a frequency of N·fo (where fo is the frequency of the reference clock).

Figure 1 shows a general approach. In Figure 1, the oscillator 101 is a voltage controlled oscillator (VCO) that produces a signal output having a frequency proportional to the voltage placed at its input 101a. The frequency of the oscillator 101 is downconverted in the feedback loop by the downconverter 102. The downconverter 102 is typically a counter that triggers an edge at its output signal only after "N" edges are observed in the VCO 101 output. Downconverter 102 allows the VCO 101 to operate at a higher frequency than the reference clock (Ref\_Clock).

Phase comparator 103 produces an output based upon the phase difference between the downconverter 102 output signal and the reference clock. In the particular approach shown in Figure 1, a stream of pulses appear on the "upn" signal

if the phase of the downconverter 102 output signal lags behind the reference clock. The width of the pulses within "upn" pulse stream are proportional to the amount of lag that exists. Similarly, a stream of pulses appear on the "down" signal if the phase of the downconverter 102 output signal is ahead of (i.e., "leads") the reference clock. The width of the pulses within the "down" pulse stream are proportional to the amount of lead that exists.

If a pulse stream appears on the "upn" signal, pulses of current are supplied by charge pump 104 to the loop filter 105. This raises the voltage at the VCO 101 input since loop filter 105 acts as an integrator. Raising the voltage at the VCO 101 input increases the frequency of the VCO 101 output signal. Similarly, if a pulse stream appears on the "down" signal, pulses of current are pulled by charge pump 104 from the loop filter 105 which lowers the voltage at the VCO 101 input. Lowering the voltage at the VCO 101 input decreases the frequency of the VCO 101 output signal. Note that loop 101,105 should also have adequate phase margin such that phase detector 103 does not confuse the proper output signaling (e.g., sending a "down" signal when the downconverter 102 output signal actually lags the reference clock).

During an initial synchronization time, the voltage at the VCO 101 input approaches its proper value (i.e., the voltage corresponding to the proper VCO output frequency) as a result of the charge pump's activity. During this time, the charge pump usually supplies and/or pulls current to/from the loop filter 105 linearly with the aforementioned pulse streams. As the voltage at the VCO 101 approaches the proper value, the width of the current pulses from the charge pump 104 narrow. Ideally, when the proper VCO 101 input voltage is eventually reached, the phase detector 103 does not recognize any error and does not submit any pulse streams to the charge pump. At this point, the PLL is stabilized and the voltage at the VCO 101 input remains substantially constant.

Since the dynamic activity of the charge pump 103 in relation to the design of the loop filter 105 determines the proper voltage at the VCO 101 input, the small

signal transfer characteristics of the loop filter 105 are of noteworthy concern in PLL applications. For example, in order to increase the frequency at the VCO 101 output for a given reference clock frequency (or, alternatively, to keep the frequency of the VCO constant while reducing the speed of the reference clock), the division factor "N" associated with the downconverter 102 may be increased.

If N is increased to move the VCO output frequency up, the gain of the VCO (given in Hz/volt) should be increased so that the voltage presented by the loop filter 105 may be used to give an even higher output frequency. If N is increased to move the reference clock frequency down while keeping the VCO output frequency the same, the frequencies associated with the current pulses used to pump the loop filter 105 shift more toward 0.0 Hz lower in the spectrum. In either case, the problem arises that the PLL is more susceptible to jitter produced by small fluctuations in the voltage presented at the VCO 101 input.

In the former case, the VCO is more sensitive to voltage fluctuations because it has been designed with a higher gain; in the later case the frequencies associated with the current pulse streams are closer to the passband of the filter (resulting in less attenuation of these time varying signals and correspondingly more fluctuation at the VCO 101 input).

## SUMMARY OF INVENTION

An apparatus is described comprising a current source and a pair of transistors coupled to the current source. A pair of variable loads are coupled to the pair of transistors such that a first of the pair of transistors drives a first of the pair of variable loads and a second of the pair of transistors drives a second of the pair of variable loads. Each of the pair of variable loads are coupled to a high gain input and a low gain input. Another apparatus is described comprising an oscillator having a high gain input and a low gain input. The oscillator comprises a series of inverters where each inverter output is coupled to the next inverter input in the series. At least one of the inverters comprises a current source and a pair of

transistors coupled to the current source. A pair of variable loads are coupled to the pair of transistors such that a first of the pair of transistors drives a first of the pair of variable loads and a second of the pair of transistors drives a second of the pair of variable loads. Each of the pair of variable loads are coupled to a high gain input and a low gain input.

Yet another apparatus is described comprising an oscillator having a high gain input and a low gain input. The oscillator comprises a series of inverters, each inverter output is coupled to the next inverter input in the series. The low gain input is coupled to less than all of the inverters within the series.

A phase lock loop is also described comprising an on chip oscillator. An on chip loop filter is coupled to the on chip oscillator. The on chip loop filter comprises only components that are on chip and one of the components is an on chip resistor. An on chip switch is coupled to the on chip resistor. An on chip circuit is coupled to the on chip switch and the on chip circuit is configured to modulate the on chip switch at a duty cycle.

Another apparatus is described comprising an oscillator having a first and second inputs. A first filter has an output coupled to the first oscillator input. A second filter has an output coupled to the second oscillator input and the first filter input. Isolation is coupled between the second filter output and the first filter input.

A method is also described comprising passing a signal representative of the phase difference between two signals through a loop filter. The loop filter has an on chip resistor. A switch placed in series with the on chip resistor is modulated at a duty cycle to increase the effective resistance of the on chip resistor. The output of the loop filter is passed to a voltage controlled oscillator. Another method is described comprising presenting a high gain signal and a low gain signal to a variable load within an inverter. The inverter has a delay that increases with the impedance of the variable load. The variable load impedance is changed in response to the high gain signal. The variable load impedance is changed in response to the

low gain signal such that a greater change in impedance is caused by the high gain signal than the low gain signal.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention is illustrated by way of example, and not limitation, in the Figures of the accompanying drawings in which:

**Figure 1** shows a prior art Phase Lock Loop (PLL).

**Figure 2** shows a technique for increasing the effective value of a resistor.

**Figure 3a** shows a loop filter split into two channels and a corresponding VCO.

**Figures 3b** shows a diagram that represents a transfer function associated with the first loop filter of Figure 3a.

**Figure 3c** shows a charge pump signal associated with an inaccurate VCO frequency.

**Figure 3d** shows a diagram that represents a transfer function associated with the second loop filter of Figure 3a.

**Figure 3e** shows a charge pump signal associated with a VCO frequency that is more accurate than the signal associated with Figure 3c.

**Figure 4a** shows a VCO architecture that may be used to implement the VCO of Figure 3a.

**Figure 4b** show an alternate VCO architecture that may be used to implement the VCO of Figure 3a.

**Figure 4c** shows another alternate VCO architecture that may be used to implement the VCO of Figure 3a.

**Figure 5a** shows a design embodiment that may be used to implement an inverter within the VCO architecture of Figure 4.

**Figure 5b** shows an embodiment of a variable resistor.

**Figure 5c** shows a linear output current/input bias relationship.

**Figure 6** shows the controlling leg of a current mirror that may be used to modulate the  $I_{bias}$  current of Figure 5.

**Figure 7** shows a generic design embodiment that may be used to implement an inverter within the VCO architecture of Figure 4.

**Figure 8** shows a PLL that utilizes a VCO and loop filter in accordance with the techniques associated with Figure 3a.

**Figure 9** shows a PLL that utilizes a VCO and loop filter in accordance with the techniques associated with Figures 2 and 3a.

## DETAILED DESCRIPTION

An apparatus is described comprising a current source and a pair of transistors coupled to the current source. A pair of variable loads are coupled to the pair of transistors such that a first of the pair of transistors drives a first of the pair of variable loads and a second of the pair of transistors drives a second of the pair of variable loads. Each of the pair of variable loads are coupled to a high gain input and a low gain input. Another apparatus is described comprising an oscillator having a high gain input and a low gain input. The oscillator comprises a series of inverters where each inverter output is coupled to the next inverter input in the series. At least one of the inverters comprises a current source and a pair of transistors coupled to the current source. A pair of variable loads are coupled to the pair of transistors such that a first of the pair of transistors drives a first of the pair of variable loads and a second of the pair of transistors drives a second of the pair of



variable loads. Each of the pair of variable loads are coupled to a high gain input and a low gain input.

Yet another apparatus is described comprising an oscillator having a high gain input and a low gain input. The oscillator comprises a series of inverters, each inverter output is coupled to the next inverter input in the series. The low gain input is coupled to less than all of the inverters within the series.

A phase lock loop is also described comprising an on chip oscillator. An on chip loop filter is coupled to the on chip oscillator. The on chip loop filter comprises only components that are on chip and one of the components is an on chip resistor. An on chip switch is coupled to the on chip resistor. An on chip circuit is coupled to the on chip switch and the on chip circuit is configured to modulate the on chip switch at a duty cycle.

Another apparatus is described comprising an oscillator having a first and second inputs. A first filter has an output coupled to the first oscillator input. A second filter has an output coupled to the second oscillator input and the first filter input. Isolation is coupled between the second filter output and the first filter input.

A method is also described comprising passing a signal representative of the phase difference between two signals through a loop filter. The loop filter has an on chip resistor. A switch placed in series with the on chip resistor is modulated at a duty cycle to increase the effective resistance of the on chip resistor. The output of the loop filter is passed to a voltage controlled oscillator. Another method is described comprising presenting a high gain signal and a low gain signal to a variable load within an inverter. The inverter has a delay that increases with the impedance of the variable load. The variable load impedance is changed in response to the high gain signal. The variable load impedance is changed in response to the low gain signal such that a greater change in impedance is caused by the high gain signal than the low gain signal.

An approach to the problem described in the background is to lower the bandwidth of the loop filter 105 and/or reduce the sensitivity of the VCO 101 to voltage fluctuations. Both of these are discussed in succession.

#### Reduction of Loop Bandwidth.

By reducing the loop filter 105 bandwidth, attenuation at frequencies associated with the current pulses is enhanced. The result is less time variation (i.e., fluctuation) in the voltage at the VCO 101 input. In order to reduce loop bandwidth while maintaining proper phase margin, the zeroes and poles associated with the loop filter should be moved toward a lower frequency. This can be accomplished by: 1) increasing capacitance (e.g., increasing C1 and/or C2); 2) increasing resistance (e.g., increasing resistor R1); or 2) increasing both resistance and capacitance.

Increasing capacitance and/or resistance, however, can lead to larger physical sizes that necessitate implementing R1, C1 and/or C2 "off chip" rather than "on chip". That is, passive elements associated with the loop filter are not integrated onto the semiconductor chip used to implement the PLL and are instead wired into the PLL through the use of chip input/output leads. For implementations desiring "on chip" loop filter 105 components, Figure 2 shows a technique that may be used to obtain effectively high resistance values within suitably small physical sizes.

The basic approach is to effectively increase the effective resistance of a particular resistor that is implemented "on chip". The approach uses a small "on-chip" resistor which is switched on and off to effectively scale up the resistance. Thus, in Figure 2, the effective resistance value of resistor R<sub>o</sub> is increased as observed from node n1 to node n2.

The effective resistance observed from node n1 to n2 may be given as:

$$R_{eff} = V/I_{ave} \quad \text{Eqn. 1}$$

where V is the voltage across nodes n1 and n2 over a time t and I<sub>ave</sub> is the average current through R<sub>o</sub> over the time period t. In the embodiment of Figure 2, switch

201 is modulated (i.e., opened and closed) consistent with a control signal 202 having an associated duty cycle. As such switch 201 is closed, permitting current flow through resistor  $R_o$ , for only a fraction of time  $t$  (e.g., the time that a pulse is present on the control signal 202). Thus, for a given voltage  $V$  over a time  $t$ ,  $I = V/R_o$  flows through resistor  $R_o$  for only a limited amount of time  $nt$  (where  $n$  is the duty cycle which is equal to the fraction over a time  $t$  that switch 201 is closed). From this the average current over the cycle  $t$ ,  $I_{ave} = nI$ . Substituting into Equation 1 gives:

$$R_{eff} = V/(nI) = R_o/n \quad \text{Eqn. 2}$$

where  $R_o = V/I$ .

Thus resistor  $R_o$  may effectively behave as a larger resistor consistent with the modulation of switch 201 provided by duty cycle circuit. For example, if control signal 202 has a duty cycle of 1:50 where switch 201 is closed for only 1.0 out of every 50.0 pulses associated with a clock signal 203,  $n = 1/50$  and  $R_o$  is effectively increased by a factor of 50.0. Note that if the raw clock signal 203 is sent to the switch 201, the duty cycle is 1/2. A transistor may be used for the switch 201 as well as other circuits or devices that can behave as an open or short circuit in light of the control signal 202.

The technique just described may be applied to any resistor technology associated with semiconductor manufacturing technology such as polysilicon resistors or diffused resistors. Furthermore, the technique just described may be tailored for a range of suitable duty cycles and resistor  $R_o$  values to produce a wide range of possible effective resistance  $R_{eff}$  values.

Note that since higher effective resistance  $R_{eff}$  may be obtained with a lower actual resistance  $R_o$ , this technique can be used to reduce thermal noise. This feature is helpful in PLL applications since noise produced by the loop filter may be reduced. Lower thermal noise can be taken advantage of not only to reduce voltage fluctuations associated with a VCO input but may also be used in other applications such as prior to any form of amplification or sampling (e.g., for an analog to digital converter).

It is possible that noise introduced from the switching activity of switch 201 may diminish the advantage of reduced thermal noise. Switching noise may be eliminated or reduced, however, by switching the switch 201 at a frequency higher than the frequency of concern for the particular Reff. Alternatively the switching noise may be filtered.

Thus to summarize so far, low bandwidth loop filters may be implemented in many instances without using "off chip" components if the resistors that control poles and/or zeroes may be effectively enhanced by modulating a switch in series with an on chip resistor. Larger resistance values can be used to move the poles or zeroes closer to 0.0Hz which reduces the bandwidth of the loop (while maintaining appropriate phase margin).

Furthermore, by emphasizing pole and zero adjustment through increased resistance, emphasis on pole/zero adjustment through increased capacitance is eliminated (or reduced) allowing for non increased capacitor values as well. Since such capacitor values are more easily integrated into an "on chip" design, entirely "on chip" loop filters can be constructed. It is important to note, however, that the techniques discussed above may be used in modest or high frequency loop filter designs and are therefore not limited solely to low bandwidth loop applications.

#### Reducing VCO Sensitivity to Voltage Fluctuations

As discussed, a solution to implementing low jitter PLLs involves designing a VCO that is less sensitive to voltage fluctuations at the VCO input. To first order, sensitivity to voltage fluctuations may be realized by reducing the gain of the VCO. For a given voltage fluctuation, a lower gain VCO will produce less jitter than a higher gain VCO.

However, reducing VCO gain alone may have limitations in a practical environment. Practical applications may desire a wide range of frequencies available at the output of the VCO. For example, consider a VCO application desirable of a frequency range in the hundreds of megahertz (e.g., between 100-500MHz). If the range on the VCO input voltage is limited to a few volts (e.g., 0.0 to 2.0v), the

corresponding gain will be in the hundreds of Megahertz per volt (e.g., 200MHz/volt with a center frequency of 300Mhz at a 1.0v input).

If the gain of the VCO is limited by an order of magnitude (e.g., 20MHz/volt) the available range of VCO output frequencies drops from hundreds of megahertz to tens of megahertz (e.g., from 100-500 Mhz to 270-330 Mhz). A narrow VCO output frequency range may not properly satisfy market demands and, as such, additional considerations beyond simple VCO gain reduction should be considered.

Furthermore, reducing overall VCO gain tends to work against current trends in silicon technology which are continually leading toward higher frequencies (which promotes wider frequency ranges) and lower supply voltages (which promotes smaller VCO input voltages).

In another approach, wide VCO frequency ranges having reduced sensitivity to voltage fluctuations, may be obtained by splitting the single VCO 101 input of Figure 1 into more than one input as shown in Figure 3a. The VCO of Figure 3a has a high gain input 301a and a low gain input 301b. In various embodiments, the frequency output of the VCO that results from a combination of the signals presented at both inputs 301a,b may be determined as provided in Equation 3 below:

$$f_{vco} = f_{co} + A(V_{ina} - V_{oa}) + B(V_{inb} - V_{ob}) \quad \text{Eqn. 3}$$

where: 1)  $f_{co}$  is the center frequency of the VCO; 2)  $V_{ina}$  and  $V_{inb}$  are the input voltage signals presented at the high and low gain inputs 301a,b respectively; 3)  $A$  and  $B$  are the higher and lower VCO gains (in Hz/volt), respectively (where  $A > B$ ); and 4)  $V_{oa}$  and  $V_{ob}$  are reference voltages between the high gain and low gain input voltage ranges, respectively. Note that in Figure 3a, the loop filter 305 is modified to produce a pair of outputs for each VCO input 301a,b.

Loop filter 305 may be viewed as having two separate channels: a first channel (formed by the combination of first loop filter 305a and second loop filter 305b) that feeds the VCO high gain input 301a and a second channel 305b (formed by second

loop filter 305b) that feeds the VCO low gain input 301b. Figure 3b shows an exemplary depiction of the transfer function 310 associated with the first loop filter 305a and Figure 3d shows an exemplary depiction of the transfer function 312 associated with the second loop filter 305b.

Note that the first loop filter 305a has lower bandwidth than the second loop filter 305b. This results in the first channel having lower bandwidth than the second channel and correspondingly better suppression of frequencies above the reference clock frequency  $f_0$ . The current pulses produced by the charge pump typically have a first harmonic at the reference clock frequency  $f_0$ . Thus the frequencies over which the loop filter 305 is supposed to integrate and suppress are at  $f_0$  and higher. Note however that for embodiments where the signal used to drive the loop filter 305 possesses frequencies below the reference clock frequency  $f_0$ , the loop filters 305a,b may be tailored according to this description to suitably suppress such frequencies.

The first channel, having lower bandwidth than the second channel, is coupled to the high gain input 301a of the VCO 301. This portion of the PLL acts as a "coarse" adjustment on the VCO output frequency. Typically, during the initial moments of the PLL's synchronization time, the current pulses provided by the charge pump are comparatively wide (reflecting large error between the VCO output and reference clock). Referring to Figure 3c, which shows an exemplary depiction of the charge pump output signal 311 during this time period, larger signal strength is located at the lower frequencies associated with the current pulse stream. Integration over these lower frequencies allows the VCO to locate an approximate region about where its output frequency should settle. As such, this operation of the PLL may be viewed as a "course" adjustment on the VCO's output frequency.

As the VCO output frequency becomes more accurate (due to its response to the initial loop filter integration over the lower frequencies), the current pulse widths from the charge pump begin to narrow resulting in comparatively less signal power at the lower frequencies (than during the initial "large error" time period as shown in Figure 3c). An exemplary depiction of the charge pump output signal 312 as the

VCO output frequency becomes more accurate is shown in Figure 3e. The second loop filter 305b, having more bandwidth than loop filter 305a, is configured to integrate over higher frequencies since the signal power of the charge pump signal 312 is spread more evenly over a wider spectrum as seen in Figure 3e. Note that loop filter 305b is coupled to the low gain input 301b of the VCO 301.

By responding to the integration over a wider signal spectrum (which contains higher precision information associated with higher frequencies), the second loop filter 305b and low gain input 301b behave as a "fine" adjustment that allows the PLL to lock onto the reference clock. Since the VCO output frequency has already been placed proximate to the correct frequency by the coarse adjustment, however, the gain associated with the VCO's responsivity to the second loop filter 305b can be lower than the VCO gain at the first filter 305a. That is, at this point, less VCO output frequency range is needed to lock onto the reference clock.

The voltage fluctuations attributed to jitter are mostly associated with the failure of the loop filter to completely reject the signal power of the current pulse stream (at various frequencies) once the VCO output becomes more accurate. That is, since the second loop filter 305b has greater bandwidth than the first loop filter 305a, voltage fluctuations that cause jitter are found predominately at the output of the second loop filter 305b. However, since the second loop filter 305b is coupled to the low gain input 301b of the VCO, the VCO (having reduced gain at this input) is desensitized to these fluctuations and the PLL exhibits reduced jitter.

Figure 4a shows a block diagram of a design that may be used to implement the VCO. The VCO design of Figure 4a is a Ring Oscillator type that couples a number of inverters (5 in this example) 403a,b,c,d,e in series and in a feedback arrangement. This arrangement is purposely unstable, and causes the output nodes 402a,b to continually flip from low to high and high to low. For example, a high output at output node 402a causes the same output node 402a to eventually flip low. The now low output at this node 402a eventually causes the output 402a to go high. In this manner, the voltage at output 402a oscillates between low and high values.

The frequency of oscillation is a function of the time consumed in rippling the effect of a particular output node voltage through the string of inverter blocks 403a,b,c,d,e. That is, once an output node 402a,b voltage is presented (via feedback) to the input nodes 404a,b of the first inverter block 403a, the effect on the output of the second inverter block 403b will not be noticed until some delay time later. The total delay observed through all inverter blocks 403a,b,c,d,e corresponds to one half the period of the oscillating VCO output signal. The number of inverter blocks and the delay through each inverter block may be tailored for a particular VCO frequency range, thus the invention should not be limited to only five inverters 403a,b,c,d,e as shown in Figure 4a.

In the VCO approach of Figure 4a, the delay through each inverter 403a through 403e will be approximately the same if each inverter 403a through 403e is designed the same. An example includes an embodiment where each inverter is designed according to the design of Figure 5a and each inverter changes resistance according to equations 4a and 4b where the values of  $R_{i1}$ ,  $R_{x1}$ ,  $R_{i2}$ ,  $R_{x2}$ ,  $V_{oa}$  and  $V_{ob}$  are the same for each inverter. In such an approach, for a given inverter design, the delay through the inverter will be the delay through a single inverter multiplied by the number of inverters in the VCO. Note that the circuit of Figure 5a and equations 4a and 4b are discussed in more detail further ahead.

In alternate embodiments, a VCO may be designed such that at least two inverters have different delay as compared to one another (e.g., by having two inverters with different values for  $R_{i1}$ ,  $R_{x1}$ ,  $R_{i2}$ ,  $R_{x2}$ ,  $V_{oa}$  and  $V_{ob}$  in equations 4a and 4b). Such an approach may enable the designer to more precisely craft the delay through the VCO such that it corresponds to a more preferable range of output frequencies. Other approaches where at least two inverters have different delay as compared to one another are shown in Figures 4b and 4c.

Comparing the approaches of Figures 4b and 4c with the approach of Figure 4a, note that the approaches of Figures 4b and 4c do not couple the low gain input 411b, 421b to every inverter 413a through 413e, 423a through 423e. By coupling less



than all of the inverters within the VCO to the low gain input 411b, 421b, the low gain of the VCO is reduced (as compared to the approach of Figure 4a) in proportion to the number of inverters not coupled to the low gain input. For example, if the inverters 403a through 403e of Figure 4a are designed identically to the inverters 423a through 423e of Figure 4c, the VCO shown in Figure 4c will exhibit approximately 20% of the low gain that the VCO of Figure 4a exhibits (i.e., an 80% reduction since 4 out of 5 inverter are not coupled to the low gain input).

Coupling less than all of the inverters to the low gain input 411b, 421b even further desensitizes the VCO to jitter from the second loop filter 305b of Figure 3a. Note that in some embodiments a plurality of inverters (rather than just one inverter) may be coupled to the low gain input 411b, 421b. For example, if 60% rather than 20% of the low gain of the VCO shown in Figure 4a is desired, two rather than four inverters may be isolated from the low gain input. Thus, Figures 4a and 4b are just two examples of many possible embodiments that may exist.

Comparing Figure 4b with Figure 4c, note that the inverter 423a of Figure 4c is coupled to both the low gain 421b and high gain 421a inputs while the inverter 413a of Figure 4b is isolated from the high gain input 411a. Because the inverter 413a of Figure 4b is isolated from the high gain input 411a, the high gain response of the VCO suffers a reduction because only 4 out of 5 inverters are coupled to the high gain input 411a. While this may be suitable in some applications, other applications may desire reduced low gain (achieved by isolating inverters from the low gain input) without sacrificing high gain response.

The approach of Figure 4c represents such an approach since all the inverters are coupled to the high gain input 411a, yet less than all of the inverters are coupled to the low gain input 411b. Again, the number of inverters within the VCO as well as the number of inverters isolated from the low gain input 421b may vary from embodiment to embodiment in order to suit the designer's gain objectives. Furthermore, note that the inverters (and thus the VCO) may be single ended as well as differential.

Figure 5a shows an embodiment of a design that may be used to implement each inverter block 403a,b,c,d,e of Figure 4a. In Figure 5a, high gain input 501a and low gain input 501b correspond respectively to the high gain inputs 301a, 401a and low gain inputs 301b, 401b of Figures 3 and 4. The differential inputs in\_n 504a and in\_p 504b respectively correspond to the differential inputs of an inverter block, such as nodes 404a,b of Figure 4. The differential output nodes 502a,b respectively correspond to the differential output nodes of an inverter block such as nodes 402a,b of Figure 4a.

Note the capacitive load 506a,b at each inverter output 502a,b. Capacitive load 506a,b typically results from capacitance associated with: 1) variable resistors R1, R2; 2) the input transistors within the next inverter; and 2) the interconnect lines used to connect to the next inverter. In the differential approach shown in Figure 5a, each transistor 510a,b acts as a switch between its corresponding capacitive load 506a (for transistor 510a), 506b (for transistor 510b) and a current source 520. When a logic low is presented on a transistor, the transistor is "on" (i.e., the switch is "open") allowing current  $I_{bias}$  from the current source 520 to flow into and charge up its corresponding load capacitor. When a logic high is presented on a transistor, the transistor is "off" (i.e., the switch is "closed"). This isolates the load capacitor from the current source 520 allowing the load capacitor voltage to discharge through resistors R1, R2 (which may be collectively referred to as the load resistance R). Single ended inverters may also be used.

Note that both R1 and R2 are variable resistors. An example of a variable resistor R1 is shown in Figure 5b. A variable resistor (such as variable resistor R1) may be formed by placing a fixed resistor in series with a transistor; where the transistor operates in a region such that its terminal voltage (e.g.,  $V_{ds}$  for a field effect transistor (FET)) varies linearly with its terminal current (e.g.,  $I_{ds}$  for an FET) over a range of applied input biases (e.g., a range of applied  $V_{gs}$  voltages for an FET). The linear range 550 of Figure 5c corresponds to such a region for the FET transistor of Figure 5b.

The resistance of the variable resistor R1 of Figure 5b may be approximated as:

$$R1 \approx Ri1 + Rx1 = Ri1 + (k1 / (Vina + Voa - Vt)) \quad \text{Eqn. 4a}$$

where: 1) Ri1 is the resistance of the fixed resistor in series with the transistor; 2) Rx1 is the resistance of the transistor; 3) Vina + Voa is the  $V_{GS}$  of the transistor; 4) Vt is the threshold of the transistor; and 4) k1 is parameter relating to the dimensions and doping of the transistor. If the variable resistance R2 of Figure 5a is also formed with a resistor in series with an n channel FET, its resistance may be similarly expressed as

$$R2 \approx Ri2 + Rx2 = Ri2 + (k2 / (Vinb + Voa - Vt)) \quad \text{Eqn. 4b}$$

Note that, with respect to Figure 5a and Equations 4a and 4b, Vina and Vinb are the input voltages presented at the hi and low gain inputs 501a,b, respectively and Voa and Vob are reference voltages within the high gain and low gain input voltage ranges, respectively. In alternate embodiments, p channel transistors may be used and/or the fixed resistance may be eliminated.

Referring briefly to equations 3, 4a and 4b, Ri1 and Ri2 may be used to set the center frequency fco of the VCO while Rx1 and Rx2 may be used to set the VCO's high gain A and low gain B parameters, respectively. The delay through the inverter is determined by the value of the load capacitors 506a,b, the value of  $I_{bias}$ , and the value of the load resistances Ra,b. Each load resistance Ra,b is equivalent to the combined resistive effect of load resistors R1 and R2 (thus Ra and Rb may be expressed as  $R = (R1 \cdot R2) / (R1 + R2)$ ). Note that in Figure 5a, each load resistance Ra,b shunts its corresponding capacitive load 506a,b. The voltage on the load capacitors 506a,b will "ramp up" faster as the designer increases the current  $I_{bias}$ . Also, the voltage on the load capacitors 506a,b will decay faster as the designer reduces the time constant of the load capacitor and the load resistance (where the time constant may be expressed as  $C_{load} \cdot R$ ).

A load capacitor (e.g., capacitor 506a) shunted with a load resistance R may be viewed as an impedance expressed as  $R / (1 + j2\pi fRC_{load})$ . Note that the impedance has

a pole at  $1/RC_{load}$ . As the position of the pole moves to higher and higher frequencies, the oscillation frequency of the VCO increases. Thus, as  $R$  and  $C_{load}$  decrease, the frequency of the VCO increases. Various other embodiments may have other combinations of circuit elements (e.g., resistance, capacitance, inductance) that correspond to a different impedance expression than that above. Note, however, that the frequency of the VCO may be increased by increasing the frequency of the pole(s) (or zero(s)) within the impedance expression.

In summary then, the frequency of the oscillator is proportional to  $I_{bias}$  but inversely proportional to  $C_{load}$  and  $R$  for the inverter embodiment of Figure 5a. Because a higher oscillator frequency corresponds to a higher VCO gain, and because the frequency of the oscillator increases as the load resistance decreases; in order to implement a high gain input and a low gain input to the VCO, the percentage change in the load resistance  $R$  should be lower, as a result of variation in resistor  $R_2$  (which is used to adjust the low gain), than the percentage change that results from the same amount of variation in resistor  $R_1$  (which is used to adjust the high gain).

This may be accomplished in a number of ways, for example, if  $R_2$  is greater than  $R_1$  and both resistances vary approximately the same amount. An example of such a case includes, from analysis of equations 4a and 4b, if  $R_2$  is greater than  $R_1$  (e.g.,  $R_2 = 20$  ohms and  $R_1 = 5$  ohms) and  $k_1$  is approximately the same as  $k_2$ . Other ways, such as if  $R_2$  is greater than (or approximately the same as)  $R_1$  but  $R_1$  has greater variation than  $R_2$  are also possible or if  $R_1$  is greater than  $R_2$  provided  $R_1$  varies a sufficiently greater amount than  $R_2$ .

Referring back to Figure 4c, note that the inverters 423b through 423e (having no effective low gain input 421a) may be implemented with an inverter structure 490 that couples the high gain input to the low gain input. That is,  $R$  (which is equal to  $(R_1 \cdot R_2)/(R_1 + R_2)$ ) begins to approximate  $R_1$  (the high gain resistor) as  $R_2$  becomes greater than  $R_1$ . In other embodiments the low gain resistor  $R_2$  may be removed. The inverter structure 491 used for the inverter 423a having both inputs may be implemented as seen in Figure 5a. The inverters 413b through 413e of the VCO of

Figure 4b may be designed similar to the inverters 423b through 423e of Figure 4c. Inverter 413a of Figure 4b may simply remove the high gain resistor (R1).

Note that in variable resistor embodiments that employ a transistor configured to have a terminal voltage behave linearly with a terminal current, in order to translate between a loop filter output and the proper transistor input bias, level shifting (such as imposing one or more diode drops) or comparable functions may be provided between the transistor input and the loop filter output.

Recall that the inverter's delay is inversely proportional to the bias current  $I_{bias}$ . This means inverter delay decreases (corresponding to a VCO output frequency increase) as  $I_{bias}$  increases; and, inverter delay increases (corresponding to a VCO output frequency decrease) as  $I_{bias}$  decreases. In order to enhance the gain of the VCO,  $I_{bias}$  may be modulated with a VCO input voltage (e.g.,  $V_{in,a}$ ). Specifically,  $I_{bias}$  can be configured to increase when a change in input voltage corresponds to an increase in VCO output frequency; and/or  $I_{bias}$  can be configured to decrease a change in input voltage corresponds to a decrease in VCO output frequency.

Referring to Figure 5a, note control signal  $I_{bias\_cntl}$  is used to control the amount of bias current  $I_{bias}$ . In an embodiment, the  $I_{bias\_cntl}$  signal is part of a current mirror circuit that includes the  $I_{bias}$  current source 520. In a current mirror circuit, a current in one current path leg (the controlling leg) is used to control the current in another current path leg (the controlled leg). In Figure 5, the current path beneath current source 520 (which includes both R1, R2 resistances and both capacitive loads 506a,b) is the controlled leg.

Figure 6 shows an embodiment of a circuit that may be used for the controlling leg. In this embodiment,  $I_{bias}$  of Figure 6 is implemented with a single p-channel transistor where current flows from source S to drain D and the gate G of the transistor is coupled to  $I_{bias\_cntl}$  (diode connected). The voltage of the  $I_{bias\_cntl}$  net varies as a function of the current pulled by transistor M4. Referring back to Figure 5a, the voltage on the  $I_{bias\_cntl}$  net may be tied to the gate G of another p-channel transistor used to implement the current source 520 in Figure 5a. For current mirrors

having a 1:1 ratio, p channel transistors may be configured identically. For ratios other than 1:1 the transistors may possess different sizes and corresponding gains. More elaborate current mirror designs are also possible including those that use n channel rather than p channel devices.

Referring back to Figure 6, note the variable resistor R3 is modulated by the  $V_{ina}$  voltage. In this embodiment, an n channel FET is used to implement the variable resistor; thus as  $V_{ina}$  increases, R3 decreases (and as  $V_{ina}$  decreases R3 decreases). With this configuration, as  $V_{ina}$  increases, M4 pulls more current (since the voltage on the source of M4 is clamped at  $V_{ref} - V_t$  where  $V_t$  is the threshold voltage of transistor M4) and as  $V_{ina}$  decreases, M4 pulls less current.

With the mirror implementation as discussed above, this causes  $I_{bias}$  in Figure 5a to increase with increasing  $V_{ina}$  (causing an increase in VCO frequency) and decrease with decreasing  $V_{ina}$  (causing a decrease in VCO frequency). Note that since the variable resistor R3 of Figure 6 is coupled to the high gain 601a input, the modulation of  $I_{bias}$  only enhances the gain of the VCO at the high gain input. This supports a wider range of available VCO output frequencies (as compared to other embodiments that do not modulate  $I_{bias}$ ). Other embodiments may better suit their particular application by modulating  $I_{bias}$  with both inputs  $V_{ina}$ ,  $V_{inb}$  or only the low gain input voltage  $V_{inb}$ .

Figure 7 shows the VCO inverter approach discussed so far at a high level. A differential amplifier 700 is shown having a current source 720 coupled to a pair of transistors 704a,b. The pair of transistors 704a,b are coupled to a variable load 703a,b that is controlled by the high gain and low gain inputs 701a,b. A variable load 703a,b includes one or more circuit elements such as a capacitor (e.g., capacitor 502a of Figure 5a for variable load 703a), a resistor (e.g.,  $R_a$  of Figure 5a for variable load 703a), inductor etc. that can change its value (e.g., capacitance, resistance, inductance, etc.) in response to the high gain 701a and/or low gain 701b inputs. The high gain input 701a has a greater effect on the value of the impedance of the variable load 704a,b than the low gain input 701b, resulting in greater change in delay with

variation of the signal at input 701a than the signal at input 701b. For example, variation of the signal at the high gain input 701a corresponds to greater variation in the position of a pole (associated with an expression for the impedance of the variable load) than the variation that results from a signal at the low gain input 701b.

Note that Figure 7 can be used to describe embodiments implemented differently than the particular approaches described with respect to Figures 5 and 6. For example, in order to control the delay through the amplifier, variable load 704a,b may include a variable capacitor (e.g., a reverse biased diode where the reverse bias voltage controls diode capacitance via control of a depletion region within the reverse biased diode) and/or variable resistors. Furthermore, the pair of transistors 704a,b may be implemented with CMOS or other forms of FETs (either n channel or p channel) or bipolar transistors.

At the option of the designer, current source 720 may be designed to be constant or may be designed to vary with an input (such as the high gain input 701a as shown in Figure 7). In embodiments choosing to vary current source 720, the current produced by current source 720 may be controlled through a current mirror configuration where an input (such as high gain input 701a) determines the current flow in a controlling leg and current source 720 is the controlled leg. Note also that the VCO approaches discussed herein may be used regardless if the loop filter components are "off chip" or "on chip".

#### PLL Implementations

Figure 8 shows a PLL implementation using a VCO 801 having a high gain input 801a and a low gain 801b input. Two loop filters 805a,b exist in order to implement the two channels as discussed with respect to Figure 3a. Consistent with the discussion of Figure 3a, the high gain input 801a is coupled to a first loop filter 805a and the low gain input 801b is responsive to a second loop filter 805b. The first loop filter 805a is designed with a lower bandwidth than the first loop filter 805b (e.g., filter 805a exhibits more suppression of the reference clock fo than filter 805b ).

Thus, the pole produced by the combination of R2 and C3 is lower in frequency than the zero produced by R1 and C1.

The combination of a high gain VCO input 801a coupled to the first loop filter 805a (i.e., a high gain channel) and a low gain VCO input coupled to the second loop filter 805b (i.e., a low gain channel) results in the high gain channel initially positioning the VCO frequency from an inaccurate position to a more accurate position that is proximate to the correct frequency. As the VCO frequency becomes more accurate, the current pulses from the charge pump 804 become narrower. This keeps the voltage variation from the high gain input 801a minimal (since relatively lower signal power exists at low frequencies with narrow pulses) and the low gain channel begins to noticeably affect the VCO output frequency (since relatively more signal power is found at higher frequencies) until the proper VCO frequency is reached.

Isolation 810 is used to isolate loop filter 805b from loop filter 805a. Isolation helps keep the operation of loop filter 805b unaffected by the operation of loop filter 805a. In one embodiment, a transconductance amplifier is used for isolation 810. Note again that the implementation shown in Figure 8 can be used regardless if the filter components are "off chip" or "on chip".

Figure 9 shows an implementation suited for applications desiring all loop filter components to be "on chip". Figure 9 may be viewed as the implementation of Figure 8 where the loop filter resistors R1 and R2 are enhanced by the techniques discussed with respect to Figure 2. Thus, as shown in Figure 9, filter resistors R2, R1 are implemented in series with switches 950a,b.

Switches 950a,b are each coupled to "one shot" logic 951a,b that controls the modulation of the switch at a duty cycle. Each one shot logic 951a,b element supplies one pulse from the VCO output 901c at the proper instance of time indicated by the downconverter taps 952a,b. For example, if the VCO output frequency is 100MHz, downconverter tap 952a produces a 4Mhz clock ( $100/25=4$ ) and downconverter tap 952b produces a 2MHz clock ( $4/2=2$ ). For a particular switch 950a,b, one shot 951a,b



and the portion of the downconverter 953a,b that produces a tap 952a,b correspond to the duty cycle circuit 207 of Figure 2.

One shot 951a is therefore configured to send one 10ns pulse every 250ns and one shot 951b is configured to send one 10ns pulse every 500ns. This corresponds to a duty cycle of 1:25 during which switch 950a is closed and a duty cycle of 1:50 during which switch 951b is closed. As such, R1 is effectively increased by a factor of 50.0 and R2 is effectively increased by a factor of 25.0.

In the example of Figure 9, R1 is a 40k resistor that is effectively enhanced by the modulation of switch 950b to 2M ( $40k \times 50 = 2M$ ) and R2 is a 1M resistor that is effectively enhanced by the modulation of switch 950a to 25M ( $1M \times 25 = 25M$ ). As such, the combination of the 2M effective resistance for R1 with a 200pf capacitor for C1 produce a zero at 400Hz and the combination of a 25M effective resistance for R2 with a 100pf capacitor produce a pole at 60Hz. Note again that the operational frequency associated with loop filter 905b (400Hz and higher) is greater than the operational frequency of loop filter 905a (60Hz or lower).

Note that given the disparity in resistance between R1 and R2 (40k and 1M), the resistors R1 and R2 are implemented, in this example, with different materials. That is, R1 is implemented as a polysilicon resistor while R2 is implemented as an n type diffused resistor (to reduce silicon surface area consumption). N type diffused resistors are known to leak through the n-well (in an n-well technology process). Isolation 910 provides this leakage current without loading node 901b.

Note also the additional 60k resistor R4. Since loop filter 905a is coupled to the high gain input 901a of the VCO, the PLL may be sensitive to noise from loop filter 905a. Since switch 950a may produce switching noise in loop filter 905a, R4 is used to introduce another pole within the high gain channel. Thus, the high gain input is sampled after the signal passes through R4. Thus loop filter 905a may be viewed as having a filter that corresponds to the operation of the VCO (e.g., a pole produced by the effective resistance of R2 and C3) and a filter used to reduce

switching noise from the switch 950a (e.g., a pole produced by the effective resistance of R4 and C3).

Depending on the particular VCO gains and resistor values/technologies employed, filtering of the switch noise may or may not be useful in either loop filter 905a,b. For the particular embodiment of Figure 9, the VCO high gain ("A" in Equation 3 was 260Mhz/volt) while the low gain ("B" in Equation 3 was 13MHz/volt). Note that different filter component values and VCO gains may be used depending on the designer's particular application.

Note also that embodiments of this invention may be implemented not only within a semiconductor chip but also within machine readable media. For example, these designs may be stored upon and/or embedded within machine readable media associated with a software design tool used for designing semiconductor devices. Examples include architectural level descriptions (e.g., a VHSIC Hardware Description Language (VHDL) netlist), gate level descriptions (e.g., a Verilog Register Transfer Level (RTL) netlist), and transistor level descriptions (e.g., a SPICE or SPICE related netlist). Note that such descriptions may be synthesized as well as synthesizable. Machine readable media also includes media having layout information such as a GDS-II file. Furthermore, netlist files or other machine readable media for semiconductor chip design may be used in a simulation environment to perform any methods of the designs described above.

Thus, it is also to be understood that embodiments of this invention may be used as or to support software programs executed upon some form of processing core (such as the CPU of a computer) or otherwise implemented or realized upon or within a machine readable medium. A machine readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine readable medium includes read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; electrical, optical, acoustical or other

form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.); etc.

In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

**CLAIMS**

What is claimed is:

1. An apparatus, comprising:
  - a) a current source;
  - b) a pair of transistors coupled to said current source; and
  - c) a pair of variable loads coupled to said pair of transistors such that a first of said pair of transistors drives a first of said pair of variable loads and a second of said pair of transistors drives a second of said pair of variable loads, each of said pair of variable loads coupled to a high gain input and a low gain input.
2. The apparatus of claim 1 wherein said variable load comprises a variable resistor shunted by a capacitor.
3. The apparatus of claim 1 wherein said variable load comprises a variable resistor coupled to one of said inputs.
4. The apparatus of claim 3 wherein said variable resistor further comprises a transistor configured to have a terminal voltage vary linearly with a terminal current.
5. The apparatus of claim 4 wherein said variable resistor further comprises a resistor in series with said transistor.
6. The apparatus of claim 3 wherein said variable load further comprises a second variable resistor, said second variable resistor coupled to the other of said inputs.
7. The apparatus of claim 5 wherein said variable resistor is coupled to said high gain input and said second variable resistor is coupled to said low gain input, the resistance of said variable resistor less than the resistance of said second variable resistor.

8. The apparatus of claim 1 wherein said variable load comprises a variable capacitor coupled to one of said inputs.
9. The apparatus of claim 8 wherein said variable capacitor is a reverse biased diode, having a reverse bias coupled to said one of said inputs.
10. The apparatus of claim 9 wherein said reverse bias controls a depletion region.
11. The apparatus of claim 1 wherein said current source is coupled to one of said inputs.
12. The apparatus of claim 11 wherein said one of said inputs is coupled to a controlling leg of a current mirror, said controlling leg coupled to said current source.
13. An apparatus, comprising:  
an oscillator having a high gain input and a low gain input, said oscillator comprising a series of inverters, each inverter output coupled to the next inverter input in said series, at least one of said inverters comprising:
  - a) a current source;
  - b) a pair of transistors coupled to said current source; and
  - c) a pair of variable loads coupled to said pair of transistors such that a first of said pair of transistors drives a first of said pair of variable loads and a second of said pair of transistors drives a second of said pair of variable loads, each of said pair of variable loads coupled to said high gain input and said low gain input.
14. The apparatus of claim 13 wherein said variable load comprises a variable resistor shunted by a capacitor.
15. The apparatus of claim 13 wherein said variable load comprises a variable resistor coupled to one of said inputs.

16. The apparatus of claim 15 wherein said variable resistor further comprises a transistor configured to have a terminal voltage vary linearly with a terminal current.
17. The apparatus of claim 16 wherein said variable resistor further comprises a resistor in series with said transistor.
18. The apparatus of claim 15 wherein said variable load further comprises a second variable resistor, said second variable resistor coupled to the other of said inputs.
19. The apparatus of claim 17 wherein said variable resistor is coupled to said high gain input and said second variable resistor is coupled to said low gain input, the resistance of said variable resistor being less than the resistance of said second variable resistor.
20. The apparatus of claim 13 wherein said variable load comprises a variable capacitor coupled to one of said inputs.
21. The apparatus of claim 20 wherein said variable capacitor is a reverse biased diode, having a reverse bias coupled to said one of said inputs.
22. The apparatus of claim 21 wherein said reverse bias controls a depletion region.
23. The apparatus of claim 13 wherein said current source is coupled to one of said inputs.
24. The apparatus of claim 23 wherein said one of said inputs is coupled to a controlling leg of a current mirror, said controlling leg coupled to said current source.
25. The apparatus of claim 13 further comprising a filter, said filter having an output coupled to one of said inputs.

26. The apparatus of claim 25 further comprising a second filter, said second filter having an output coupled to the other of said inputs.

27. The apparatus of claim 26 wherein said filter is coupled to said high gain input and said second filter coupled to said low gain input, said second filter having a greater bandwidth than said first filter.

28. An apparatus, comprising:  
an oscillator having a high gain input and a low gain input, said oscillator comprising a series of inverters, each inverter output coupled to a next inverter input in said series, said low gain input coupled to less than all of said inverters within said series.

29. The apparatus of claim 28 wherein said high gain input is coupled to all of said inverters within said series.

30. The apparatus of claim 28 wherein said high gain input is coupled to less than all of said inverters within said series.

31. The apparatus of claim 28 wherein at least one of said inverters further comprises:

- a) a current source;
- b) a pair of transistors coupled to said current source; and
- c) a pair of variable loads coupled to said pair of transistors such that a first of said pair of transistors drives a first of said pair of variable loads and a second of said pair of transistors drives a second of said pair of variable loads, each of said pair of variable loads coupled to said high gain input.

32. The apparatus of claim 31 wherein said each of said pair of variable loads comprise a pair of variable resistors in parallel, each of said pair of variable resistors coupled to said high gain input.

33. The apparatus of claim 28 wherein at least one of said inverters further comprises:
- a) a current source;
  - b) a pair of transistors coupled to said current source; and
  - c) a pair of variable loads coupled to said pair of transistors such that a first of said pair of transistors drives a first of said pair of variable loads and a second of said pair of transistors drives a second of said pair of variable loads, each of said pair of variable loads coupled to said low gain input.
34. An apparatus, comprising:
- a) an on chip oscillator;
  - b) an on chip loop filter coupled to said on chip oscillator, said on chip loop filter having only components that are on chip, one of said components being an on chip resistor;
  - c) an on chip switch coupled to said on chip resistor; and
  - d) an on chip circuit coupled to said on chip switch, said on chip circuit configured to modulate said on chip switch at a duty cycle.
35. The apparatus of claim 34 wherein said on chip circuit is coupled to a clock.
36. The apparatus of claim 35 wherein said clock is the output of said on chip oscillator.
37. The apparatus of claim 36 wherein said clock is tapped from an on chip downconverter, said on chip downconverter coupled to said on chip oscillator output, said tapped clock representing a portion of the counting performed by said on chip downconverter.
38. The apparatus of claim 34 wherein said on chip resistor is a polysilicon resistor.
39. The apparatus of claim 34 wherein said on chip resistor is a diffused resistor.



40. The apparatus of claim 39 wherein said on chip resistor is an n type resistor in a p-well.

41. The apparatus of claim 34 wherein said on chip oscillator has a high gain input and a low gain input, said on chip loop filter having a first channel coupled to said high gain input and a second channel coupled to said low gain input, said first channel having less bandwidth than said second channel.

42. The apparatus of claim 40 wherein said second channel is isolated from said first channel.

43. The apparatus of claim 41 wherein said isolation is performed by an on chip amplifier.

44. The apparatus of claim 34 wherein said on chip oscillator further comprises a high gain input and a low gain input, said oscillator comprising a series of inverters, each inverter output coupled to the next inverter input in said series, at least one of said inverters comprising:

- a) a current source;
- b) a pair of transistors coupled to said current source; and
- c) a pair of variable loads coupled to said pair of transistors such that a first of said pair of transistors drives a first of said pair of variable loads and a second of said pair of transistors drives a second of said pair of variable loads, each of said pair of variable loads coupled to said high gain input and said low gain input.

45. The apparatus of claim 44 wherein said variable load comprises a variable resistor shunted by a capacitor.

46. The apparatus of claim 44 wherein said variable load comprises a variable resistor coupled to one of said inputs.

47. The apparatus of claim 46 wherein said variable resistor further comprises a transistor configured to have a terminal voltage vary linearly with a terminal current.
48. The apparatus of claim 47 wherein said variable resistor further comprises a resistor in series with said transistor.
49. The apparatus of claim 46 wherein said variable load further comprises a second variable resistor, said second variable resistor coupled to the other of said inputs.
50. The apparatus of claim 48 wherein said variable resistor is coupled to said high gain input and said second variable resistor is coupled to said low gain input, the resistance of said variable resistor less than the resistance of said second variable resistor.
51. The apparatus of claim 44 wherein said variable load comprises a variable capacitor coupled to one of said inputs.
52. The apparatus of claim 51 wherein said variable capacitor is a reverse biased diode, said reverse bias coupled to said one of said inputs.
53. The apparatus of claim 52 wherein said reverse bias controls a depletion region.
54. The apparatus of claim 44 wherein said current source is coupled to one of said inputs.
55. The apparatus of claim 54 wherein said one of said inputs is coupled to the controlling leg of a current mirror, said controlling leg coupled to said current source.
56. The apparatus of claim 44 further comprising a filter, said filter having an output coupled to one of said inputs.

57. The apparatus of claim 56 further comprising a second filter, said second filter having an output coupled to the other of said inputs.
58. The apparatus of claim 57 wherein said filter is coupled to said high gain input and said second filter coupled to said low gain input, said second filter having a greater bandwidth than said first filter.
59. An apparatus, comprising:
- a) an oscillator having a first and second inputs;
  - b) a first filter having an output coupled to said first oscillator input;
  - c) a second filter having an output coupled to said second oscillator input and said first filter input; and
  - d) isolation coupled between said second filter output and said first filter input.
60. The apparatus of claim 53 wherein said first and second filters are loop filters within a phase lock loop.
61. The apparatus of claim 53 wherein said isolation is an amplifier.
62. The apparatus of claim 55 wherein said isolation is a transconductance amplifier.
63. A method, comprising;
- a) passing a signal representative of a phase difference between two signals through a loop filter, said loop filter having an on chip resistor;
  - b) modulating, at a duty cycle, a switch placed in series with said on chip resistor to increase an effective resistance of said on chip resistor; and
  - c) passing an output of said loop filter to a voltage controlled oscillator.
64. The method of claim 63 further comprising downconverting an output of said voltage controlled oscillator.

65. The method of claim 64 wherein said downconverting is performed in separate portions.
66. The method of claim 65 further comprising tapping a signal from one of said downconverting portions to produce a tapped signal, said tapped signal having a frequency, said tapped signal having a period corresponding to said frequency.
67. The method of claim 66 wherein said modulating at a duty cycle further comprises forwarding one pulse from said voltage controlled oscillator output to said switch for each said tapped signal period that elapses.
68. A method of claim 63 wherein said modulating further comprises forwarding one pulse from a clock for every N pulses of said clock such that  $1/N$  corresponds to said duty cycle.
69. A method, comprising:
- a) presenting a high gain signal and a low gain signal to a variable load within an inverter, said inverter having a delay that increases with an impedance of said variable load;
  - b) changing said variable load impedance in response to said high gain signal; and
  - c) changing said variable load impedance in response to said low gain signal such that a greater change in impedance is caused by said high gain signal than said low gain signal.
70. The method of claim 69 wherein said changing said variable load impedance further comprises changing the frequency position of a pole in response to either of said signals, said pole associated with said impedance.
71. The method of claim 70 wherein said high gain signal produces a greater increase in the frequency position of said pole than said low gain signal.

72. The method of claim 69 wherein said changing the impedance further comprises changing the gate voltage on a transistor configured to have a terminal voltage vary linearly with a terminal current.

73. The method of claim 69 further comprising forming said high gain and low gain signals by sending a signal through a first and second loop filter channels, said signal indicative of the phase difference between a pair of other signals, the output of said first channel used for said high gain signal, the output of said second channel used for said low gain signal, said first channel having less bandwidth than said first channel.

74. A computer readable medium formatted to be interpreted as a circuit or the layout of a circuit, said circuit comprising:

- a) an on chip oscillator;
- b) an on chip loop filter coupled to said on chip oscillator, said on chip loop filter having only components that are on chip, one of said components being an on chip resistor;
- c) an on chip switch coupled to said on chip resistor; and
- d) an on chip circuit coupled to said on chip switch, said on chip circuit configured to modulate said on chip switch at a duty cycle.

75. The computer readable medium of claim 74 wherein said on chip circuit is coupled to a clock.

76. The computer readable medium of claim 75 wherein said clock is the output of said on chip oscillator.

77. The computer readable medium of claim 76 wherein said clock is tapped from an on chip downconverter, said on chip downconverter coupled to said on chip oscillator output, said tapped clock representing a portion of the counting performed by said on chip downconverter.

78. The computer readable medium of claim 74 wherein said on chip resistor is a polysilicon resistor.

79. The computer readable medium of claim 74 wherein said on chip resistor is a diffused resistor.

80. The computer readable medium of claim 79 wherein said on chip resistor is an n type resistor in a p-well.

81. The computer readable medium of claim 74 wherein said on chip oscillator has a high gain input and a low gain input, said on chip loop filter having a first channel coupled to said high gain input and a second channel coupled to said low gain input, said first channel having less bandwidth than said second channel.

82. The computer readable medium of claim 80 wherein said second channel is isolated from said first channel.

83. The computer readable medium of claim 81 wherein said isolation is performed by an on chip amplifier.

84. The computer readable medium of claim 74 wherein said on chip oscillator further comprises a high gain input and a low gain input, said oscillator comprising a series of inverters, each inverter output coupled to the next inverter input in said series, at least one of said inverters comprising:

- a) a current source;
- b) a pair of transistors coupled to said current source; and
- c) a pair of variable loads coupled to said pair of transistors such that a first of said pair of transistors drives a first of said pair of variable loads and a second of said pair of transistors drives a second of said pair of variable loads, each of said pair of variable loads coupled to said high gain input and said low gain input.

85. The computer readable medium of claim 84 wherein said variable load comprises a variable resistor shunted by a capacitor.
86. The computer readable medium of claim 84 wherein said variable load comprises a variable resistor coupled to one of said inputs.
87. The computer readable medium of claim 86 wherein said variable resistor further comprises a transistor configured to have a terminal voltage vary linearly with a terminal current.
88. The computer readable medium of claim 87 wherein said variable resistor further comprises a resistor in series with said transistor.
89. The computer readable medium of claim 86 wherein said variable load further comprises a second variable resistor, said second variable resistor coupled to the other of said inputs.
90. The computer readable medium of claim 88 wherein said variable resistor is coupled to said high gain input and said second variable resistor is coupled to said low gain input, the resistance of said variable resistor less than the resistance of said second variable resistor.
91. The computer readable medium of claim 84 wherein said variable load comprises a variable capacitor coupled to one of said inputs.
92. The computer readable medium of claim 91 wherein said variable capacitor is a reverse biased diode, said reverse bias coupled to said one of said inputs.
93. The computer readable medium of claim 92 wherein said reverse bias controls a depletion region.
94. The computer readable medium of claim 84 wherein said current source is coupled to one of said inputs.


95. The computer readable medium of claim 94 wherein said one of said inputs is coupled to the controlling leg of a current mirror, said controlling leg coupled to said current source.

96. The computer readable medium of claim 84 further comprising a filter, said filter having an output coupled to one of said inputs.

97. The computer readable medium of claim 96 further comprising a second filter, said second filter having an output coupled to the other of said inputs.

98. The computer readable medium of claim 97 wherein said filter is coupled to said high gain input and said second filter coupled to said low gain input, said second filter having a greater bandwidth than said first filter.








FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E

4/11






FIG. 4A

5/11



6/11






FIG. 5A

**FIG. 5B****FIG. 5C**

8/11




FIG. 6






FIG. 7





FIG. 8



## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/13720

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(7) : H03L 7/06

US CL : 327/156, 157, 163; 331/1A, 17

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 327/156, 157, 163; 331/1A, 17

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EAST

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X,P/A	US 5,952,891 A (BOUDRY) 14 SEPTEMBER 1999, (14/09/99) Fig. 10	13-58, 63-73/1-12, 59-62
X	US 4,875,195 A (MOMODOMI ET AL) 17 OCTOBER 1989, (17/10/89) Fig. 3.	13-58, 63-73

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*A* document concerning the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*E* earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	* & * document member of the same patent family
*O* document referring to an oral disclosure, use, exhibition or other means	
*P* document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

26 AUGUST 2000

Date of mailing of the international search report

14 SEP 2000

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

KENNETH B. WELLS  
Telephone No. (703) 308-4809