

- (21) Application No. 22586/77 (22) Filed 27 May 1977
 (31) Convention Application No. 691953 (32) Filed 1 Jun. 1976 in
 (33) United States of America (US)
 (44) Complete Specification Published 12 Nov. 1980
 (51) INT. CL.³ G06F 3/00
 (52) Index at Acceptance
 G4A 12N 16J 1C FG
 (72) Inventor: FRANCIS DANIEL LAWLOR

(19)



54) DATA PROCESSING APPARATUS

(71) We, INTERNATIONAL BUSINESS MACHINES CORPORATION, a Corporation organized and existing under the laws of the State of New York in the United States of America, of Armonk, New York 10504, United States of America do hereby declare the invention for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:-

The present invention relates to a data processing method and apparatus.

In general terms data processing apparatus comprises data storage and a central processing unit (CPU) together with peripheral equipment serviced by one or more channels the function of which is to relieve the central processing unit of as much as possible of the responsibility for controlling the operation of the peripheral devices. One major function that has to be performed is the transfer of data between peripheral devices and data storage bearing in mind that, these days, peripheral devices provide what is known as "bulk storage" holding the total data, a subset of which is copied into the data storage associated with the CPU on a demand basis. The normal mode of operation is for the CPU to direct the channel to a location in storage in which there is a word which is seen by the channel as an instruction which the channel executes and hence, in our terminology, such a word is a channel control word (CCW). Such direction may be explicit or implicit (via a channel status word (CSW) but, whatever the case, it is possible in most arrangements to provide for CCW chaining by which is meant that, on completion of execution of one CCW, the channel can obtain and execute the next (in context) CCW without reference to the CPU.

When data is to be transferred from a peripheral device into data storage

(WRITE) and CCW chaining obtains, each invoked CCW is capable of causing the writing of a block of data of a size (length), which is usually known per se, in a specific area of storage (both being specified in the CCW) but which is not in general known in relation to the overall pattern of writing since, in general, the next CCW is not known in advance. Without additional provision being made, this results in empty spaces being left in data storage in order to avoid over-writing and storage space is deemed sufficiently scarce for such leaving of empty spaces to be undesirable.

The intention of the present invention is to provide an arrangement by which, in certain circumstances at least, such empty spaces can be dispensed with and, with this in mind the present invention provides a method of transferring plural data blocks of unspecified length, supplied consecutively at an input-output interface, into storage facilities accessible to central processing facilities of a data processing system, the method comprising transferring one said data block into a series of successive address locations of said storage facility, starting at a pre-designated initial address and concluding at a final address associated with receipt of a concluding indication at said interface, and without interruption, conditionally transferring a successive data block into another series of addresses in said storage facility starting at an initial address determined by applying a predetermined mathematical increment to a representation of said final address and storing a representation of said initial address of said successive block in a location of said storage facilities pre-associated with the operation of transferring said successive block.

The present invention also provides a data processing system having a channel facility capable of conducting an input transfer operation to transfer unit-length por-

tions of an externally originated data block of unspecified length into successive unit-length address locations of a program store, starting at a predetermined initial address location and concluding at a final address location determined after receipt of a concluding indication from an external source of said data block, said channel having a chaining mode of operation by which plural said input operations may be conducted successively without communication between said channel and other facilities served by said store, the channel comprising means for conditioning said channel for chaining operation in a buffer chained mode, and means responsive to said channel being conditioned for operation in said buffer chained mode, after conclusion of one said input transfer operation, for initiating a successive input transfer operation relative to an initial address in said store determined by applying a predetermined mathematical increment to the final address associated with said one operation.

In order to set forth the present invention in more detail but without being obscured by a welter of description relating to conventional matters, there follows a description of the additions that we deem necessary or desirable to make to one of our existing channels in order to bring it into line with the present invention, it being presumed that one skilled in this art will be well aware of the existing structure of such a channel. If further information is required, the reader is directed to a description of the channel as set forth in United States Patent Specification No. 3,488,633 and to the bibliography set forth in the appendix to this specification. Thus by way of example in the accompanying drawings:-

Figure 1 schematically illustrates the organization and operation of a channel of the type disclosed in United States Patent Specification No. 3,488,633;

Figure 2 illustrates the control logic which, when added to such a channel, renders the aggregation one form of embodiment of the present invention;

Figure 3 illustrates the sequence of operations of the channel system of Figure 1 including the buffer chaining operation of the auxiliary logic shown in Figure 2;

Figure 4 illustrates operation of the arrangement in an exemplary teleprocessing transaction wherein three data blocks (messages) from a common origin unit (peripheral device access port) are transferred in buffer chaining mode into contiguous areas of main storage and delimited by (non-CPU interrupting) operation of the channel while enabling the central system to process the three separately;

Figure 5 illustrates exemplary operations to determine block lengths within data

contiguously stored by the operations of Figure 4;

Figure 6 illustrates "grouped" buffer chaining within sets of CCW's linked for command chaining; and

Figure 7 illustrates channel logic for delimiting lengths of data blocks transferred by buffer chaining, as either a supplement or substitute for the data address delimitation characterized in Figures 2 and 3.

Figure 1 illustrates the relevant operation of the channel of the United States patent referred to.

During execution of a Start I/O instruction, by joint action of the Central Processing Unit (CPU) and channel, the channel issues a storage access fetch request to the central Bus Control Unit (BCU) to retrieve a 32-bit (4 byte) Channel Address Word (CAW) from a predetermined storage location (72) which has previously been loaded by the control programming of the central system. The CAW address is "forced" into the Command Address Register 101 and not shown SAB (Storage Address Bus) drivers coupled to main/system storage (see Figure 13A in the referenced King et al Patent). The 24-bit Command Address value in bit positions 8-31 of the fetched CAW is loaded into the channel's Data Address (DA) register 102. Concurrently the channel performs operations relative to its peripheral interface to select and connect up with the peripheral device port (unit address) designated by information in a not-shown Unit Address Register (supplied originally by the Start I/O instruction).

The channel uses command address information of the CAW, in DA Register 102, to retrieve a Channel Command Word (CCW). Another fetch request is issued to the BCU and the command address is passed from register 102 to the SAB drivers. The command address value is also placed in Command Address Register 101. The various portions of the retrieved CCW are transferred from the Storage Data Bus Outlets (SDBO) of the main store to the various associated channel registers.

The 64-bit (8-byte) CCW includes an 8-bit command code portion (bits 0-7), deployed in OP REG 103, which designates the operation to be performed by the channel (e.g. READ for input operation). The CCW also contains a 24-bit data address portion (bits 8-31) routed to DA REG 102, a 6-bit flag portion (bits 32-37) routed to FLAG REG 104 and a 12-bit count (CT) portion (bits 48-63) routed to CT REG 105.

After this initial setup phase of its operation the channel returns a condition code and releases the CPU; effectively terminating the CPU execution of the Start I/O instruction. The channel then acts independently of the CPU to execute the operation

specified by the contents of REG 103 relative to the selected port (device) designated by the above-mentioned unit address. In the case of presently relevant READ (input) operations channel data bytes accumulated individually from the designated port, in A and B queueing buffers 106 of the channel, are transferred into main storage in double word (64-bit) units. The main storage addresses for such transfers are designated by the contents of register 102. After each transfer the data address (DA) value in register 102 is updated (e.g. incremented for "normal" READ, or decremented for READ BACKWARDS) and the count in register 105 is decremented to represent a residual count value.

After the last byte of a data block is transferred (device-end) the channel determines whether command chaining is effective by referring to bit CC in FLAG REG 104 (bit 33 of the currently effective CCW). If command chaining is effective (CC=1) the device connection is maintained (or re-established if dropped) and the CA value in register 101 is incremented to designate location of a next (chained) CCW in the main store double word location following the location of the currently effective CCW.

This next CCW is recovered by the channel and if it is not a transfer in channel (TIC) command its parts are routed to registers 102-105 as described above and the operation is continued (the data address of a TIC command is used as an "indirect" addressing function, not relevant to the present embodiment of the invention, for selecting a command at a non-sequential address).

When command chaining is no longer effective (bit CC = 0) and device-end is received the channel performs a terminating sequence culminating in I/O interruption of the CPU. The Interruption Handler (IOS) of the central system prepares a Channel Status Word (CSW) for the channel in a specific double word area in storage (address 64) which the latter accesses to store status information (residual count information, a final updated command address and channel and unit status) for subsequent assimilation by central system programming.

In order to provide for the storage space saving facility of the present invention during chained write operations, there is added to the channel of the referenced United States patent a Buffer Chaining Latch 201 connected to bit position 38 of the Storage Data Bus Out receivers when a CCW is received thereby so that this latch mirrors bit 38 of the last received CCW. The output of latch 201 is connected to two AND gates 202 and 204 in a partially enabling mode. The other enabling signals received by the

gates 202 and 204 are, respectively, a timing signal together with a function signal and a function signal as indicated in Figure 2. Gate 202 when fully enabled generates a signal on line 203. Gate 204 when enabled sets a Remember Buffer Chaining latch 208 which has two outputs, one for latch set and one for latch reset, the latch set output being connected to partially enable AND gate 209, the other enabling signal to which appears on line 210. Gate 209 provides two outputs, one on line 211 and the other to partially enable AND gate 212, the other enabling signal to which and the output from which are shown in the drawings.

Referring to Figure 2, in accordance with the present invention normally unused bit 38 of the CCW is transferred into auxiliary Buffer Chaining Latch (BUF CH LTH) 201 when the CCW is fetched to the channel. When latch 201 is set to "ON" status (which by convention can occur legitimately only when command chaining and READ operation are also indicated) the present operation of buffer chaining is evoked. The state of latch 201 is "inspected" for validity prior to initiation of CCW fetching. If latch 201 is in ON condition at this point and command chaining is not in effect, or the command operation is other than READ (CC NOT ON or OP NOT = READ), AND circuit 202 produces error indication 203 evoking a program check sequence.

In the preferred embodiment of the invention presently being described with reference to Figure 2 the condition (of latch 201) is used by the channel logic in the concluding sequence after device-end (refer to the "GT SR - 0" sequence in Figures 16S-16Y of the referenced United States patent to determine the condition of an associated RBC ("Remember Buffer Chaining") latch. AND circuit 204 (Figure 2), which is partially enabled at 206 after the unit free decision point of said sequence (reference operation number 839 in Figure 16V of the referenced U.S. patent), is enabled by BC ON to transfer ON status to RBC latch 208. RBC ON partially enables AND circuit 209 whose other input 210 subsequently becomes enabling upon completion of the fetching and validation of the next chained CCW (reference operation 620, Figure 16D of the referenced U.S. patent).

Activation of output 211 of AND 209 evokes a store request to the Bus Control Unit (BCU) initiating a storage access cycle to the address denoted by CA register 101 for overwriting the data address field (bits 8-31) of the stored representation of the currently effective CCW (i.e. the just fetched CCW). In line with this operation, and following sequentially upon acknowledgement from the BCU (BCU RESP DROPS),

AND circuit 212 is enabled to issue a gate enabling signal for transferring the current updated DA value in DA register 102 to Storage Data Bus Inlet (SDBI) positions 8-31; thereby overwriting said DA value in the data address storage field of the "current" CCW as "delimiting" information; without presenting an interruption to the CPU.

NOT RBC (reset condition of latch 208) enables transfer of the DA (data address) and CT (count) portions of the fetched CCW, from SDBO 8-31 and 48-63 to respective registers 102 and 105 (see lines 208.1 and 208.2 Figure 2). Thus RBC ON disables said transfers and effectively preserves the last updated DA and CT values in these registers for use as initial respective values of a next (buffer chained) block transfer operation and as delimiting information (DA only).

Figure 3 represents a condensation of the full sequence of channel operations (Figures 16A through 16Y of the referenced U.S. patent) illustrating presently relevant address and residual count preservation and delimiting operations. During execution of the Start I/O (SIO) instruction the CPU passes signals to the channel evoking initial channel sequence 301 (detailed in Figures 16A, 16B and 16B1 of the referenced U.S. patent). This leads to channel operations 301.1 for CAW retrieval, operation 301.2 turning RBC OFF and unit selection operations (not shown). The sequence also continues into entry 303 to the channel setup sequence 305 (Figure 16C in the referenced U.S. patent).

Operation 307 interposed in this sequence tests the validity of the condition of buffer chaining latch 201. If said latch is in ON state and command chaining is ineffective (CC NOT ON) or a command operation other than READ is indicated (implied by the asterisk in the CC ON test) a program check sequence is invoked. If buffer chaining is OFF or command chaining is ON the CCW fetch sequence 309 is entered. The CA value is passed to SAB with a fetch request to the BCU.

At 311 (BCU RESP DROPS) the fetched CCW becomes available at the storage outlets (SDBO 0-63) and its various parts are transferred selectively to associated channel registers. At 311.1 the "ordinary" flag information (bits 32-37) and the buffer chaining flag bit (bit 38) in the CCW are passed unconditionally to respective register 104 and BC latch 201. At 311.2 the count information in the CCW (bits 48-63) is passed conditionally to CT REG 105 if buffer chaining is not currently in effect (RBC NOT ON). At 311.3 the data address information (bits 8-31) is passed conditionally to DA register 102 if buffer chaining is

ineffective (RBC NOT ON). If RBC is ON the foregoing address and count transfers are suppressed and current values in respective registers 102 and 105 (updated values produced at conclusion of a preceding operation) are preserved as respective initial values of the forthcoming data transfer operation. At 311.4 the command portion (bits 0-7) is passed to OP register 103 if RBC NOT ON and data chaining is inactive. Data Chaining is a mode of operation not relevant to the present discussion in which an unterminated operation is continued after exhaustion of one unfragmented storage space (Residual Count becomes zero) with a new CCW designating another storage space. In data chaining, device status and linkage remain unchanged; the new CCW providing only a new initial data address and count.

After verifying validity of the just fetched CCW at 314 the channel performs "CPU instruction" test 316 to distinguish between retrieval of an initial (or "only") CCW after CPU execution of Start I/O and subsequent retrievals of chained commands. A yes decision at this point evokes a release signal to the CPU at 318 which effectively terminates the CPU execution of SIO.

If buffer chaining is effective (RBC ON) following a "NO" exit from test 316 a storage cycle request is issued at 320 and the CA value in register 101 (i.e. the address of the just fetched CAW) is applied to the storage address bus SAB. When BCU RESP DROPS at 322 indicating storage accessibility the DA value in register 102 (i.e. the saved updated data address) is gated to SDBI positions 8-31 at 323 and thereby overwritten as delimiting information into the DA field of the stored representation of the just fetched and validated CCW. At 324 an address protection check determines sequence branch 325. If an address protection exception is encountered an error routine (program check) is evoked and the operation is terminated.

If a yes decision is made at 325 the "normal" transfer operation continues at 329 (via "circle A" linkage) with sequences 330 for effectuating unit-length data transfers and increment/decrement updates of associated data address and count factors in registers 102 and 105 (for READ/input transfer operations see Figures 17 and 17A-17F in the referenced U.S. patent).

At the end of an input operation (Device-End received) the channel begins concluding sequences at 336 (see Figures 16S, 16T, 16U, 16V... in the referenced U.S. patent). If command chaining is effective (CC ON) at test point 340 the device linkup is re-established (if terminated) and when complete at 341 (after receipt of UNIT FREE indication) operations 344 transfer

70

75

80

85

90

95

100

105

110

115

120

125

130

the state of BC latch 201 to RCB latch 208 and update the command address CA in register 101. After being turned ON RBC remains ON until buffer chained operation concludes. Meanwhile, the setup and CCW fetch sequences (303, 309) are re-entered via 346 ("circle B") and "line" 347. The function of the RBC latch is to indicate buffer chaining mode for duration of the buffer chained series of operations.

Examples of application

Application of foregoing operations in buffer chaining mode is illustrated by a simple example in Figure 4. An exemplary channel program consists of three buffer chained CCW's, located in system (main) storage 401 at addresses CA, CA plus 1, and CA plus 2. These command words designate three sequential READ/input operations of indefinite length (typically three sequential teleprocessing message transfers) from a common origin "peripheral" unit to an unfragmented data storage area of 100 bytes (CT = 100) having an initial data address 1000.

Operation 403 illustrates the effect of channel execution of the first CCW (CCW1) initiated by joint CPU/channel execution of SIO. Address CA of CCW1, determined by the CAW fetch operation, is used by the channel to fetch CCW1 and thereby retrieve initial DA and CT values of 1000 and 100 respectively. After validating CCW1 and releasing the CPU (concluding CPU execution of SIO) the channel executes input data transfers to storage addresses 1000, 1001, 1002,...; intermediately updating its data address and residual count values between consecutive data transfers. This continues until external concluding indication (device-end) is received, or until error occurs requiring premature termination. This example arbitrarily assumes receipt of device-end after 29 byte transfers. Thus the final updated value in DA REG 102 would be 1029 and the final updated residual count in CT REG 105 would be 71.

Since buffer chaining is effective (BC ON) RBC latch 208 is turned ON. The command address is updated ($CA = CA + 1$). Since command chaining is effective the next CCW (CCW2) is fetched from the location designated by the updated command address, initiating operation 405. Since RBC is ON only Flag bits 32-37 of CCW2 are transferred to respective channel registers 103 and BC latch 201 and contents of other registers 102, 103 and 105 are preserved. Since bit 38 of CCW2 is the same as bit 38 of CCW1 (both 1) BC latch 201 remains ON. Since bit 33 of CCW2 is 1 command chaining remains effective.

Since RBC is ON the data address value (1029) presently contained in register 102,

which represents the updated value following the last data transfer of the concluded operation, is preserved as an initial value of the next operation by the suppression of the transfer of the DA part of CCW2. This value is also overwritten as delimiting information into bit positions 8-31 of address CA plus 1 (i.e. into the DA field of the stored "copy" of CCW2) without CPU interruption or participation.

In the execution of CCW2 the channel continues to transfer data into storage addresses 1029, 1030,... until device-end status is received. The illustrated example assumes arbitrarily that 50 bytes are transferred by CCW2 so that the associated final updated value in DA register 102 would become 1079 and the final updated value in CT register 105 would become 21. In the concluding sequence of operation of CCW2 the command address is incremented ($CA = CA + 1$) and the present (ON) state of BC latch 201 is transferred into the (presently ON) RBC latch 208.

Since command chaining is still effective the channel proceeds at 407 to fetch a third (in the present example, last) CCW, CCW3. In this CCW bit 38, the buffer chaining flag, has a 0 value which will turn BC OFF and thereby terminate the buffer chaining operation after the fourthcoming operation is concluded. Since RBC is still ON only the flag information CCW 3 is transferred. The transferred command chaining bit 33 may be either 1 or 0. As will be explained later in reference to Figure 6 command chaining may be continued after termination of buffer chaining.

Since buffer chaining is still effective in operation 407 the value (1079) in data address register 102 is over-written, into the data address field (bit positions 8-31) of CCW3 at the updated command address storage position, as delimiting information. Now the channel proceeds to execute READ transfers to addresses 1079, 1080,... until device-end status is again received. In the example of operation 407 end status is assumed to be received after 15 bytes so that the final updated data address value would be 1094 and the final updated residual count would be 6. The command address is incremented and the OFF state of the BC latch is transferred to the RBC latch turning the latter OFF. Assuming for simplicity that no further commands are to be executed (CC OFF) the current operation and chaining sequence would be terminated and the channel would proceed, in the normal terminating sequence described in said King et al patent, to load concluding status into the CSW (Channel Status Word) at the predetermined address (address 64 of main storage). The concluding status information includes the final residual count (e.g. 6).

The use of CSW location 64 is coordinated by interruption of an acknowledgement by the CPU so that use by plural channels is suitably ordered.

5 The delimiting information overwritten into the data address fields of CCW2 and CCW3 and the original initial data address information retained by CCW1 indicate
10 initial address locations of the three contiguously located message blocks transferred by the operations designated by said CCW's. Although the manner in which the central system uses this information is not directly relevant to the present invention,
15 Figure 5 indicates an exemplary procedure which could be employed for determining block lengths. The address (1000) in CCW1 could be subtracted from the initial delimiting address (1029) in CCW2 yielding a
20 remainder 29 corresponding to the length of the first data block transferred by operation of CCW1 and thereby order the recovery of said first data block. The initial delimiting address (1029) in CCW2 could be subtracted from the initial delimiting address (1079) in
25 CCW3 yielding the remainder 50 indicating the length of the data block transferred by CCW2.

30 The length of the last (third) data block transferred by CCW3 could be determined, for instance, by: 1) obtaining the sum (i.e. 79) of the lengths of the preceding data blocks; 2) obtaining the difference (i.e. 94) between the initial count in CCW1 (i.e. 100)
35 and the residual count stored in the CSW (i.e. 6); and 3) subtracting said sum from said difference to yield result 15 which correctly represents the length of the last data block.

40 The block lengths could be more conveniently determined if the channel operation could be adapted to store block lengths while executing respective buffer chained transfers. A second embodiment shown in
45 Figure 7 indicates such adaptation at slightly increased expense. Such length delimitation does not render the foregoing address delimitation useless since the address information also facilitates location/retrieval of said
50 data blocks.

As indicated in Figure 7, existing registers of the channel are augmented by a backup command address register 701 (CA2 REG) and length counter 703. These respectively
55 enable the channel to preserve the address (CA) of the currently effective CAW after said address has been updated (in the concluding sequence) and to develop separate length counts for the individual data block transfers in a buffer chained series.
60 These two registers are used in the concluding sequence of each operation of a buffer chained series to store information delimiting block length at the storage position of the respective CCW. The CA2 register is

not required if the sequence stage of command address updating is advanced to "CCW fetch" stage.

The CA2 register is loaded with command address information; either the "data" address in the CAW (during fetching of the initial CCW of a buffer chain) or the updated value returned to CA REG 100 (in the updating sub-operation of the concluding sequence following device-end). Counter 703 is reset during CCW fetching and thereafter incremented after each "unit-length" transfer of input data to main storage. Hence the final value in register 703 when device-end is received represents the length of the data block transferred by the currently effective CCW.

In the concluding sequence of each block transfer in buffer chained mode the value in CA2 register 701 is passed to the storage address bus SAB in coordination with a storage cycle request to the BCU. At the appropriate subsequent phase of storage operation (BCU RESP DROPS), the information in length counter 703 is gated to SDBI positions 48-63 and thereby overwritten into the count field of the currently effective CCW as a length delimiting indication.

Referring to Figure 6 it is seen that command chaining may continue after buffer chaining terminates. The first three CCW's are buffer chained as a group and so are the next three. However, the third and fourth CCW's are only command chained together and not buffer chained together. RBC would be turned OFF by the concluding operation of the third CCW. Therefore execution of the fourth CCW would begin at the (non-contiguous) address specified in said CCW.

DISCUSSION

A. Channel Programming Restrictions

The foregoing buffer chaining technique pertains to any data processing system having input-output facilities capable of executing data block input transfers in chained mode. In certain systems of this type -- typically IBM System/360 and 370 systems (IBM is a Registered Trade Mark) -- the input-output facilities (channels) are responsive to Transfer-In-Channel commands in a command chain to fetch the next CCW of the chain from a "non-consecutive" command address designated in the data address field of the TIC CCW; said non-consecutive address being deployed in the Data Address register of the channel (e.g. register 102). However buffer chaining as presently contemplated requires preservation of the updated final data address so that it may be used subsequently as the initial address of the next input operation. Consequently a programming restriction imposed

presently on the formation of buffer chaining links in command chains is that the commands so linked must not include a TIC command.

5 Although it would not be especially difficult, in a technical sense, to provide an auxiliary register for preserving the final updated data address value during TIC execution, or to modify TIC fetching to
10 "detour" the data address field of the TIC command to the auxiliary command address register CA2 mentioned above, this would considerably complicate and increase the expense of buffer chained operations and is
15 not viewed as especially desirable.

B. Residual Count Depletion (Exhaustion of Allotted Space)

20 Ordinarily the residual count is tested after each decrement (i.e. after each transfer of "unit-length" data to storage). If the decremented residual count reaches zero before completion of all transfers in a buffer chained series a storage over-run sequence
25 is evoked. The operation is terminated, space is reallocated by central programs and the operation is restarted and retried. It is contemplated that in the majority of instances of buffer chained operation such
30 overflow will not occur, and when it does only the operation interrupted by the depletion of the count will require retry after restarting.

C. Data Chaining Option In Buffer Chaining

35 As mentioned previously data chaining (1 in CCW flag bit position 32) is used ordinarily by the channel (in non-buffer-chained mode) to continue an unterminated operation
40 when storage space allocated for the operation becomes exhausted (residual count becomes zero) before device-end. In accordance with the present invention data chaining and buffer chaining flags in a CCW
45 may be used co-effectively to cause the channel to respond to "non-concluding" tag indications presented at the device/peripheral interface to distinguish "sub-block" boundaries within an otherwise continuous data block. At each such sub-block
50 indication the channel could fetch a successive CCW, overwrite delimiting information in a stored CCW and continue input operation. In this mode zero residual count would
55 be treated as an "ordinary over-run" in non-data-chained mode. Thus, an "intelligent" peripheral control unit could effectively combine a series of separately originated sub-blocks into one block and utilize the
60 "non-concluding" signals mentioned above, to effectuate "on the fly" buffer chaining and delimiting operations relative to the sub-blocks. Thus, for instance, a series of separate tele-processing communications
65 scheduled for separate processing could be

handled effectively as one "continuous" input transaction (input operation) with intermediate delimitation by foregoing sub-block chaining in data/buffer chained mode.

D. Buffer Chain Creation

CCW's linked by command chaining flags into a channel program may be further linked for buffer chaining by insertion of
75 buffer chaining flags (in bits 38) prior to initiation of the associated channel operation. The central system program may allocate an unscattered storage space to any number of consecutive commands in a
80 command chained series (see Figure 6). This can be particularly effective if the allocating program has "educated guess" information enabling it to estimate fairly accurately the aggregate data transfer load anticipated for
85 a given series of CCW operations.

Thus, for instance if an available unscattered space would be expected to be almost filled (but not to overflowing) with the
90 anticipated input of four consecutive CCW READ commands in a command chained series, the allocating program could insert buffer chain flags in the first three of these
95 CCW's, and appropriate data address and count values in the first CCW, to effect efficient buffer chained usage of said space.

APPENDIX

1. "IBM System/360 Principles of Operation", IBM Form No. G22-6821, and "IBM
100 System/370 Principles of Operation, IBM Form No. GA22-7000, provide architectural descriptions of systems in which the subject invention may be embodied. (IBM is a
105 Registered Trade Mark).
2. "United States Patent Nos. 3,400,371 "Data Processing System", by G.M. Amdahl et al, and 3,636,427, "Large-Scale Data
110 Processing System", by O.L. MacSorley et al, respectively disclose small and large scale data processing systems based upon the above System/360 architecture.
3. United States Patent No. 3,488,633, "Automatic Channel Apparatus", by L.E. King et al, discloses input/output channel
115 apparatus for use in the above data processing systems.
4. A bibliography of manuals disclosing the above systems and associated operating
120 system programs and attachments is found in "IBM System/360 and System/370 Bibliography", IBM Form No. GA22-6822-21 and Technical Newsletter Supplement
125 GN20-0370-2; channel apparatus for these systems is described in Forms Nos. GA33-1516, -1512, -3010, GA24-3573, GA22-6962, -7012, and GA20-1730, -1755.
5. Teleprocessing environments in which the subject invention may be beneficially employed are described in Forms Nos. 130

GA27-3099, "System Network Architecture - System Summary", and GA24-3909, "IBM Teleprocessing Systems Summary". (IBM being a Registered Trade Mark).

- 5 6. Published papers providing "environmental" perspectives on Systems Network Architecture and related telecommunication methods are contained in IBM Systems Journal, Vol. 15, No. 1, 1976, pages 2-80.
10 (IBM being a Registered Trade Mark).

WHAT WE CLAIM IS:-

1. A method of transferring plural data blocks of unspecified length, supplied consecutively at an input-output interface, into storage facilities accessible to central processing facilities of a data processing system, the method comprising transferring one said data block into a series of successive address locations of said storage facility, starting at a pre-designated initial address and concluding at a final address associated with receipt of a concluding indication at said interface, and without interruption, conditionally transferring a successive data block into another series of addresses in said storage facility starting at an initial address determined by applying a predetermined mathematical increment to a representation of said final address and storing a representation of said initial address of said successive block in a location of said storage facilities pre-associated with the operation of transferring said successive block.

2. A method as claimed in claim 1, wherein a series of residual count values are produced in association with said series of addresses, said count values designating an amount of space remaining available in said storage for receiving said data blocks out of a larger space initially allotted for said transfers, an initial residual count value associated with said initial address of said successive block being produced, and production of residual count values being continued during the transfer of said successive block, utilizing said initial residual count value as an initial value in said continuing production.

3. A method as claimed in claim 1, in which the method includes producing length counts designating lengths of respective said data blocks during respective said transferring steps of operation and storing said length counts at command address locations containing the control words designating respective transferring steps of operation in which respective data blocks are transferred.

4. A data processing system having a channel facility capable of conducting an input transfer operation to transfer unit-length portions of an externally originated data block of unspecified length into successive unit-length address locations of a program store, starting at a predetermined initial

address location and concluding at a final address location determined after receipt of a concluding indication from an external source of said data block, said channel having a chaining mode of operation by which plural said input operations may be conducted successively without communication between said channel and other facilities served by said store, the channel comprising means for conditioning said channel for chaining operation in a buffer chained mode, and means responsive to said channel being conditioned for operation in said buffer chained mode, after conclusion of one said input transfer operation, for initiating a successive input transfer operation relative to an initial address in said store determined by applying a predetermined mathematical increment to the final address associated with said one operation.

5. A system as claimed in claim 4, in which said channel maintains a residual count while conducting said input transfer operation, said residual count designating residual space remaining in said store for receiving input data currently being transferred out of an original space pre-allotted for said block transfer, and in which said means for initiating said successive input operation in buffer chained mode is effective to cause said channel to produce an initial residual count for said successive operation by applying a predetermined negative increment to the final residual count of said one operation, said negative increment bearing a predetermined relation to the increment applied to the final address of said one input operation.

6. A system as claimed in claim 5, including means associated with said means for initiating said successive operation for conditioning said channel in buffer chained mode to store delimiting information at an address location in said store pre-associated with one of said one and successive input operations, said delimiting information distinguishing the relative positions in said store of the end of the data block transferred by said one operation and the beginning of the data block transferred by said successive operation.

7. A system as claimed in claim 6, in which said one and successive operations are designated by respective control words (CCW's) pre-stored at a predetermined command address locations in said store prior to execution of respective operations, and in which said associated means for conditioning said channel to store delimiting information includes means for conditioning said channel to store said delimiting information in a said command address location providing a control word designating one of said one and successive operations.

8. A system as claimed in claim 6,

wherein said delimiting information comprises a representation of the initial address of said successive operation and is stored in association with said successive operation.

5 9. A system as claimed in claim 6, wherein said delimiting information comprises a representation of a count representing the length of the data block transferred by said one operation and is stored in
10 association with said one operation.

10 10. A system as claimed in claim 5, including a channel facility which includes data address and residual count registers and increment applying logic cooperative
15 with said registers to produce said successive unit-length addresses and respectively associated residual counts, and means effective at the conclusion of the transfer of said one data block, after applications of respective
20 increments to the final address and residual count of said one operation, for preserving the values in said registers resulting from said increment applications as the respective
25 initial address and residual count of said successive operation.

11. A system as claimed in claim 10, including means associated with said channel conditioning means for causing said
30 channel to store said preserved initial address as delimiting information in an address location of said store pre-associated with said successive operation.

12. A system as claimed in claim 11, in which said one and successive operations
35 are designated by respective control words pre-stored at respective predetermined command address locations in said store prior to execution of respective operations, and in which said means for causing said
40 channel to store said delimiting information causes said channel to store said preserved initial address in the command address location of the control word designating the successive operation.

45 13. A system as claimed in claim 10, including means for counting the number of unit-length portions of data transferred to said store in a said input operation, and means operative after receipt of said
50 concluding indication in said one operation for storing an associated final value of said number count in an address location in said store pre-associated with said one operation.

55 14. A system as claimed in claim 10, wherein said means for conditioning said channel for operation in buffer chained mode comprises a set-reset latch conditioned selectively to set state at the
60 conclusion of said one operation and retaining set conditioning during execution of said successive operation, and wherein said preserving means comprises logical gating circuits enabled by reset conditioning of said
65 latch for ordinarily transferring initial data

address and count information from said store to respective said address and residual count information registers upon initiation of a successive chained operation.

15. A system as claimed in claim 13, in
70 which said channel includes a command address register, for holding the address of a currently effective said control word, said command address register being cooperative with said increment applying means for
75 incrementing command address values held in said register, the value in said register after conclusion of a said operation in chaining mode designating a successive command address for recovering a successive
80 control word designating a successive chained operation, and in which said means for storing said number count value comprises an auxiliary command address register for preserving the address of a currently
85 effective command between the conclusion of said one operation and the initiation of said successive operation, and means coupled to said auxiliary register for addressing said store for storage of said final value of
90 said number count in the address location containing the control word associated with said one operation.

16. Apparatus as claimed in claim 4 and
95 substantially as hereinbefore described with reference to and as illustrated in Figures 2 to 7 of the accompanying drawings.

J P RICHARDS,
Chartered Patent Agent,
Agent for the Applicants.

100

Printed for Her Majesty's Stationery Office,
by Croydon Printing Company Limited, Croydon, Surrey, 1980.
Published by The Patent Office, 25 Southampton Buildings,
London, WC2A 1AY, from which copies may be obtained.





FIG. 3

```
graph TD
    Start([CPU INSTR SIO]) --> 301{INST. ENTRY SEQ.}
    301 --> 347{UNIT CONNECTION}
    347 --> 301.1[CAW FETCH  
TIC OP  
DA -> SAB]
    301.1 --> 301.2{RESET RBC}
    301.2 --> 303{SETUP}
    303 --> 305{BC ON?}
    305 -- NO --> 303
    305 -- YES --> 309{CC ON?}
    309 -- NO --> 307[SEQ 5  
T/O PROG CHK,  
ENTER CONCLUDE  
SEQ SEQ.5]
    309 -- YES --> 309.1[CCW FETCH]
    309.1 --> 309.2[GT CA REG TO SAB]
    309.2 --> 309.3{BCU RESP DROPS}
    309.3 -- NO --> 305
    309.3 -- YES --> 311.1{NOT RBC  
GT SDBO 48-63 -> CT REG}
    311.1 --> 311.2{GT SDBO 32-38 -> FLAG REG, BC LTH}
    311.2 --> 311.3{CCW VALID & OP-I & SL-I & AD-I, ...}
    311.3 --> 316{CPU INSTR}
    316 -- YES --> 318[RELEASE CPU]
    316 -- NO --> 314.1{RBC ON}
    314.1 --> 314.2{STORE TO BCU}
    314.2 --> 314.3{GT CA -> SAB}
    314.3 --> 322{BCU RESP DROPS}
    322 -- NO --> 323[GT DA REG -> SDBI 8-31]
    322 -- YES --> 324[ADDR PROTECT CHK]
    324 --> 325{OK?}
    325 -- YES --> 326[ERROR ROUTINE]
    325 -- NO --> 327[CONCLUDE GT SR-0 SEQ]
    327 --> 336{CC ON?}
    336 -- NO --> 340[TERMINATE]
    336 -- YES --> 341[UNIT FREE]
    341 --> 344[GT BC -> RBC UPDATE CA]
    344 --> 346{B}
    346 --> 347
    347 --> 301
```

Detailed description of FIG. 3 flowchart:

- Start:** CPU INSTR (SIO)
- 301:** INST. ENTRY SEQ. (Decision)
- 347:** UNIT CONNECTION (Process)
- 301.1:** CAW FETCH, TIC OP, DA → SAB (Process)
- 301.2:** RESET RBC (Process)
- 303:** SETUP (Process)
- 305:** BC ON? (Decision)
 - NO → 303
 - YES → 309
- 309:** CC ON? (Decision)
 - NO → 307
 - YES → 309.1
- 309.1:** CCW FETCH (Process)
- 309.2:** GT CA REG TO SAB (Process)
- 309.3:** BCU RESP DROPS (Decision)
 - NO → 305
 - YES → 311.1
- 311.1:** NOT RBC, GT SDBO 48-63 → CT REG (Process)
- 311.2:** GT SDBO 32-38 → FLAG REG, BC LTH (Process)
- 311.3:** CCW VALID & OP-I & SL-I & AD-I, ... (Process)
- 316:** CPU INSTR (Decision)
 - YES → 318
 - NO → 314.1
- 318:** RELEASE CPU (Process)
- 314.1:** RBC ON (Process)
- 314.2:** STORE TO BCU (Process)
- 314.3:** GT CA → SAB (Process)
- 322:** BCU RESP DROPS (Decision)
 - NO → 323
 - YES → 324
- 323:** GT DA REG → SDBI 8-31 (Process)
- 324:** ADDR PROTECT CHK (Process)
- 325:** OK? (Decision)
 - YES → 326
 - NO → 327
- 326:** ERROR ROUTINE (Process)
- 327:** CONCLUDE (GT SR-0) SEQ (Process)
- 336:** CC ON? (Decision)
 - NO → 340
 - YES → 341
- 340:** TERMINATE (Process)
- 341:** UNIT FREE (Process)
- 344:** GT BC → RBC UPDATE CA (Process)
- 346:** B (Process)
- 347:** (Loop back to 301)

307: SEQ 5
T/O PROG CHK,
ENTER CONCLUDE
SEQ (SEQ.5)

314.4: NOT CDA & NOT RBC
SDBO 0-7 → OP REG

314.2: (RE-ENTER SETUP)

314.1: (Process)

314.3: (Process)

314.4: (Process)

314.5: (Process)

314.6: (Process)

314.7: (Process)

314.8: (Process)

314.9: (Process)

314.10: (Process)

314.11: (Process)

314.12: (Process)

314.13: (Process)

314.14: (Process)

314.15: (Process)

314.16: (Process)

314.17: (Process)

314.18: (Process)

314.19: (Process)

314.20: (Process)

314.21: (Process)

314.22: (Process)

314.23: (Process)

314.24: (Process)

314.25: (Process)

314.26: (Process)

314.27: (Process)

314.28: (Process)

314.29: (Process)

314.30: (Process)

314.31: (Process)

314.32: (Process)

314.33: (Process)

314.34: (Process)

314.35: (Process)

314.36: (Process)

314.37: (Process)

314.38: (Process)

314.39: (Process)

314.40: (Process)

314.41: (Process)

314.42: (Process)

314.43: (Process)

314.44: (Process)

314.45: (Process)

314.46: (Process)

314.47: (Process)

314.48: (Process)

314.49: (Process)

314.50: (Process)

314.51: (Process)

314.52: (Process)

314.53: (Process)

314.54: (Process)

314.55: (Process)

314.56: (Process)

314.57: (Process)

314.58: (Process)

314.59: (Process)

314.60: (Process)

314.61: (Process)

314.62: (Process)

314.63: (Process)

314.64: (Process)

314.65: (Process)

314.66: (Process)

314.67: (Process)

314.68: (Process)

314.69: (Process)

314.70: (Process)

314.71: (Process)

314.72: (Process)

314.73: (Process)

314.74: (Process)

314.75: (Process)

314.76: (Process)

314.77: (Process)

314.78: (Process)

314.79: (Process)

314.80: (Process)

314.81: (Process)

314.82: (Process)

314.83: (Process)

314.84: (Process)

314.85: (Process)

314.86: (Process)

314.87: (Process)

314.88: (Process)

314.89: (Process)

314.90: (Process)

314.91: (Process)

314.92: (Process)

314.93: (Process)

314.94: (Process)

314.95: (Process)


314.96: (Process)

314.97: (Process)

314.98: (Process)

314.99: (Process)

314.100: (Process)

**FIG. 5**LENGTH DETERMINATIONS:

1. RETRIEVE CSW, CCW3, CCW2, CCW1.
2. $DA/CCW2 - DA/CCW1 = \text{LENGTH/DATA SUBSET 1} = 1029 - 1000 = 29$
3. $DA/CCW3 - DA/CCW2 = \text{LENGTH/DATA SUBSET 2} = 1079 - 1029 = 50$
4. $SUM = 50 + 29 = 79$
5. $CT/CCW1 - \text{RESID. CT/CSW} - SUM = \text{LENGTH/DATA SUBSET 3} = 100 - 6 - 79 = 15$

FIG. 6

CCW	CC (BIT 33)	BC (BIT 45)	INTERNAL DATA ADDRESS
1	1	1	BITS 8-31
2	1	1	SAVED
3	1	0	SAVED
4	1	1	BITS 8-31
5	1	1	SAVED
6	1	0	SAVED
7	1	1	BIT 8-31
⋮	⋮	⋮	⋮

NOTE: TIC COMMAND MAY NOT FOLLOW A CCW
HAVING A BUFFER CHAIN FLAG BIT=1

FIG. 7

