



(51) International Patent Classification:

H01L 27/00 (2006.01) *H01L 27/20* (2006.01)
H01L 27/146 (2006.01) *H01L 21/50* (2006.01)

(21) International Application Number:

PCT/US2011/035697

(22) International Filing Date:

9 May 2011 (09.05.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): **HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.** [US/US]; Hewlett-Packard Development Company, L.P., 11445 Compaq Center Drive West, Houston, Texas 77070 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ALLEY, Rodney L.** [US/US]; 1000 NE Circle Blvd., Corvallis, Oregon 97330-4239 (US). **MILLIGAN, Donald J.** [US/US]; 1000 NE Circle Blvd., Corvallis, Oregon 97330-4239 (US).

(74) Agents: **KARNSTEIN, Walter W.** et al.; Hewlett-Packard Company, Intellectual Property Administration, 3404 East Harmony Road, Mail Stop 35, Fort Collins, Colorado 80528 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i))
- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

Published:

- with international search report (Art. 21(3))

WO 2012/154165 A1

(54) Title: BONDED WAFER STRUCTURES




Fig. 2B

(57) Abstract: The present disclosure includes bonded wafer structures and methods of forming bonded wafer structures. One example of a forming a bonded wafer structure includes providing a first wafer (202, 302) and a second wafer (204, 304) to be bonded together via a bonding process that has a predetermined wafer gap (216, 316) associated therewith, and forming a mesa (215, 315, 415) on the first wafer (202, 302) prior to bonding the first wafer (202, 302) and the second wafer (204, 304) together, wherein a height (220, 320, 420) of the mesa (215, 315, 415) is determined based on a target element gap (217, 317) associated with the bonded wafer structure.

BONDED WAFER STRUCTURES

Field of the Invention

[0001] The disclosure generally concerns microelectromechanical structures (MEMS). More particularly, the disclosure concerns gap control in bonded wafer MEMS.

Background

[0002] Microelectromechanical structures (MEMS) include sensors and actuators that can be fabricated using semiconductor processing techniques. Various MEMS devices (e.g., sensors and actuators) include electrostatic, magnetic, and/or other elements (e.g., electrodes) used to effect and/or detect changes in position or separation between surfaces. MEMS sensors and actuators can be formed, for instance, by bonding wafers together. Characteristics of the sensors and actuators, such as sensitivity, can depend on the distance between electrodes on adjacent wafer surfaces.

Brief Description of the Drawings

- [0003]** Figure 1 illustrates a cross-sectional view of a bonded wafer structure.
- [0004]** Figures 2A and 2B illustrate cross-sectional views of a bonded wafer structure in accordance with an embodiment of the present disclosure.
- [0005]** Figures 3A and 3B illustrate cross-sectional views of a bonded wafer structure in accordance with an embodiment of the present disclosure.
- [0006]** Figures 4A-4C illustrate processing steps associated with forming a portion of a wafer structure in accordance with an embodiment of the present disclosure.
- [0007]** Figure 5 is a schematic illustrating a MEMS sensor including a bonded wafer structure according to an embodiment of the present disclosure.

Detailed Description

[0008] Bonded wafer structures and methods of forming bonded wafer structures are described herein. One example of forming a bonded wafer structure includes providing a first wafer and a second wafer to be bonded together via a bonding process that has a predetermined wafer gap associated therewith, and forming a mesa on the first wafer prior to bonding the first wafer and the second wafer together, wherein a height of the mesa is determined based on a target element gap associated with the bonded wafer structure.

[0009] Embodiments of the present disclosure can provide various benefits such as increasing sensitivity and/or force of actuation associated with MEMS sensors and/or actuators. As an example, embodiments can provide the ability to accurately and precisely set the gap (e.g., the element gap) between interacting electrode elements (e.g., sensing and/or actuating elements) on different wafer surfaces independently from the bonded wafer gap associated with bonding features, such as bond ring and standoff features, used to bond wafers together. Embodiments can also provide accurate and precise control of the element gap while providing for electrical continuity between the sensing and/or actuating elements and other conductive elements of the bonded wafer structure without increased processing complexity associated with previous methods. Since the sensing and actuating gap is set independently of the bond-process-determined wafer gap by adjusting the thickness of the dielectric mesa layer, the sensing and actuating gap can be flexibly and quickly adjusted to match different device performance requirements without other design, process, or structural changes.

[0010] As used in this disclosure, the terms "wafer" and "substrate" are used interchangeably and are to be understood as including, but not limited to, silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a "wafer" or "substrate" in the following description, previous process steps may have been utilized to form regions or junctions in

the base semiconductor structure or foundation. Also, as used herein, "a number of" something can refer to one or more of such things.

[0011] Figure 1 illustrates a cross-sectional view of a bonded wafer structure. The bonded wafer structure illustrated in Figure 1 includes a first wafer 102 and a second wafer 104 bonded together via a bonding process having a predetermined wafer gap 116 associated therewith. For instance, in the example illustrated in Figure 1, the bonding process includes the use of a bond ring 108 and standoffs 106 which create the predefined wafer gap 116 between the inner surfaces of the respective wafers 102 and 104. The wafer gap 116 can be on the order of about 2 to 20 microns and can depend on factors such as the particular materials (e.g., solder) used to form the bond ring 108 and or interconnects (not shown), for instance.

[0012] In the example illustrated in Figure 1, the bonded wafer structure is a MEMS device including a number of sensing and/or actuating elements 112 (e.g., electrodes) formed on a dielectric material 101 formed on the wafer 102, and a number of sensing and/or actuating elements 110 formed on the wafer 104. That is, the bonded wafer structure is a MEMS sensor or actuator including arrays of elements 112 and 110 formed on the respective wafers 102 and 104. The elements 112 and 110 can be electrostatic or magnetic elements, among other types of sensing and/or actuating elements used to effect or detect changes in position or separation between surfaces (e.g., the surfaces of wafers 102 and 104). As such, the sensitivity (e.g., output strength) of the structure depends on the element gap 114 between the sensing and/or actuating elements 112 and 110.

[0013] In bonded wafer structures such as that illustrated in Figure 1, the element gap 114 is dependent on, and limited by, the predetermined wafer gap 116. For instance, it can be difficult to modify the element gap 114 without modifying the wafer bonding process (e.g., by modifying the features 106/108 and/or the materials used to form them) itself. As such, providing for various different element gaps 114 can include having to re-engineer and recharacterize the wafer bonding process for each different target value for the element gap 114, which is inflexible, process intensive, and inconvenient. Another option is

to accept the particular element gap 114 that results from the predetermined wafer gap 116, which can have drawbacks such as a reduced range of possible element gaps 114 and an inability to achieve narrower element gaps 114, for example. Other approaches may include forming sensing and/or actuating elements 112 and/or 110 on a dielectric stack to modify the element gap 114. However, the dielectric stacks have abrupt step-height changes, which result in having to form vias through the dielectric stack material(s) in order to provide electrical contact between separately processed metal layers (e.g., a metal layer on an upper surface of the dielectric stack and a metal layer below a lower surface of the stack). As such, this approach can also add significant additional processing steps to forming the bonded wafer structure and can be inflexible, for instance.

[0014] Figures 2A and 2B illustrate cross-sectional views of a bonded wafer structure in accordance with an embodiment of the present disclosure. Figure 2A illustrates a first wafer 202 and a second wafer 204 prior to being bonded together via a wafer bonding process, and Figure 2B illustrates the wafers 202 and 204 subsequent to being bonded together. The bonding process used to bond the wafers 202 and 204 has a predetermined wafer gap 216 associated therewith. As an example, the wafer bonding features 208-1 on wafer 204 and the wafer bonding features 208-2 on wafer 202 can be a bond ring material and corresponding bond pad material, and the wafer bonding features 206 can be standoffs. As such, and as illustrated in Figure 2B, the standoffs 206 and features 208-1 and 208-2 can form a bond ring 208, which results in bonded wafer gap 216.

[0015] In the embodiment illustrated in Figure 2B, the bonded wafer structure is a MEMS device including a number of sensing and/or actuating elements 212 (e.g., electrodes) formed on the wafer 202 and a number of sensing and/or actuating elements 210 formed on the wafer 204. That is, the bonded wafer structure is a MEMS sensor or actuator including arrays of elements 212 and 210 formed on the respective wafers 202 and 204. As an example, the MEMS device illustrated in Figure 2B can be a capacitive sensor and can be used to sense various physical quantities such as acceleration,

position, proximity, flow, and/or pressure, among other physical quantities. However, embodiments are not limited to a particular type of MEMS sensing and/or actuating device.

[0016] In one or more embodiments, and as illustrated in Figures 2A and 2B, one or more mesas (e.g., 215) can be formed on at least one of the wafers (e.g., wafers 202 and 204) prior to bonding the wafers together. The mesa(s) can be formed of a dielectric material and the height (e.g., 220) of the mesa(s) can be determined based on a target element gap (e.g., 217) associated with the bonded wafer structure. That is, the height 220 of the mesa 215 can be controlled to provide a particular element gap (e.g., 217) between the electrodes 212 and 210. As such, in various embodiments, the mesas 220 can be used to provide an element gap 217 that is different than the bonded wafer gap 216. In various embodiments, and in the example illustrated in Figures 2A and 2B, the mesas 215 have sloped sidewalls 233.

[0017] As described further below, the height 220 of the mesa 215 can be less than about 2 microns and can be controlled to an accuracy of within less than about 100 nanometers; however, embodiments are not limited to a particular height 220 or to a particular level of accuracy and/or precision. The mesas 215 can be formed of a dielectric material such as silicon dioxide and/or TEOS (tetraethyl orthosilicate), among various other suitable dielectric materials.

[0018] In the embodiment illustrated in Figures 2A and 2B, a dielectric material 203 is formed on the wafer 202 and the mesas 215 are formed on a different dielectric material. In various embodiments, and as described further below in connection with Figures 4A-4C, the dielectric material 203 can be used as an etch stop material associated with formation of the mesas 215. As an example, the dielectric material 203 can be a silicon carbide material. However, the particular dielectric material 203 used as the etch stop can depend on factors such as the dielectric material of the mesa 215 and/or the particular type of etch performed, among various other factors.

[0019] In the embodiment illustrated in Figures 2A and 2B, increasing the height 220 of the mesas 215 results in an increased target element gap 217.

For instance, the standoff bonding features 206 and bond ring features 208-2 are formed on an upper surface of the mesas 215. Since the bonding features 208 and 206 have a predetermined wafer gap 216 associated therewith, increasing the height 220 of the mesas 215 will result in an increased element gap 217. As such, the element gap 217 can be set separately from the wafer gap 216. In this example, the element gap 217 is larger than it would be if determined solely by the bonding process associated with the predetermined bonding wafer gap 216. As described further below in connection with Figures 3A and 3B, embodiments of the present disclosure can also provide mesas that allow providing a narrower element gap than that provided solely by the bonding process associated with the bonded wafer gap 216.

[0020] Figures 3A and 3B illustrate cross-sectional views of a bonded wafer structure in accordance with an embodiment of the present disclosure. Figure 3A illustrates a first wafer 302 and a second wafer 304 prior to being bonded together via a wafer bonding process and Figure 3B illustrates the wafers 302 and 304 subsequent to being bonded together. The bonding process used to bond the wafers 302 and 304 has a predetermined wafer gap 316 associated therewith. As an example, the wafer bonding features 308-1 on wafer 304 and the wafer bonding features 308-2 on wafer 302 can be a bond ring material and corresponding bond pad material, and the wafer bonding features 306 can be standoffs. As such, the standoffs 306 and features 308-1 and 308-2 can form a bond ring 308, which results in bonded wafer gap 316.

[0021] In the embodiment illustrated in Figure 3B, the bonded wafer structure is a MEMS device including a number of electrode elements 312 formed on the wafer 302 and a number of electrode elements 310 formed on the wafer 304.

[0022] In the embodiment illustrated in Figures 3A and 3B, a mesa 315 having sloped sidewalls 333 is formed on the wafer 302 prior to bonding the wafers together. The mesa 315 can be formed of a dielectric material and the height 320 of the mesa can be determined based on a target element gap 317 associated with the bonded wafer structure. For instance, the height 320 of the mesa 315 can be controlled to provide a particular element gap 317 between

the electrodes 312 and 310. As such, in various embodiments, the mesas 320 can be used to provide an element gap 317 that is different than the bonded wafer gap 316.

[0023] In the embodiment illustrated in Figures 3A and 3B, a dielectric material 303 is formed on the wafer 302. The mesa 315 is formed on the dielectric material 303 and can be formed of a dielectric material different from dielectric material 303. In various embodiments, the dielectric material 303 can be used as an etch stop material associated with formation of the mesa 315.

[0024] In the embodiment illustrated in Figures 3A and 3B, increasing the height 320 of the mesa 315 results in a decreased target element gap 317. For instance, in this embodiment, the sensing and/or actuating elements 312 are formed on an upper surface of the mesa 315. Since the bonding features 308 and 306 have a predetermined wafer gap 316 associated therewith, increasing the height 320 of the mesa 315 will result in a decreased element gap 317. As such, the element gap 317 can be set separately from the wafer gap 316. In this example, the element gap 317 is narrower (e.g., less) than it would be if determined solely by the bonding process associated with the predetermined bonding wafer gap 316. In various embodiments, narrowing the element gap 317 can provide benefits such as increasing a sensitivity associated with the bonded wafer structure, among other benefits. As described further in connection with Figures 4A-4C, formation of the mesa 315 can provide more precise control of the target element gap 317 as compared to prior approaches.

[0025] In various embodiments, the sloped sidewalls (e.g., 333) of the mesa(s) (e.g., 315) can provide for electrical continuity between metal layers having one or more dielectric layers therebetween without having to form vias through the intervening dielectric layers. Forming through vias in the intervening dielectric layers can increase the processing complexity associated with providing electrical continuity between conductive elements at different levels, among other drawbacks. In the embodiment illustrated in Figures 3A and 3B, a conductive material 323 is formed on a sloped sidewall 333 of the mesa 315. The conductive material 323 provides a conductive connection between the array of electrodes 312 formed on the upper surface of the mesa 315 and a

conductive element 325 located below a bottom surface of the mesa 315. The conductive element can be a wirebond pad or other conductive element associated with the bonded wafer structure. As illustrated, the sloped sidewall 333 of the mesa 315 provides for electrical continuity between the electrodes 312 and the element 325 without the use of a via formed through the dielectric material of mesa 315. In instances in which the mesa 315 does not have sloped sidewalls 333, forming the conductive material 323 can lead to discontinuities in the conductive material 323, as it can be difficult to form the conductive material on a vertical sidewall, for instance.

[0026] Although not illustrated, in one or more embodiments, a mesa (e.g., 215/315) can be formed on a surface of both the first wafer (e.g., 202/302) and second wafer (e.g., 204/304). Also, one or both wafers of a bonded wafer structure in accordance with embodiments of the present disclosure can include one or more wafer bonding features such as a standoff (e.g., 206/306) formed on a first mesa as well as a number of sensing and/or actuating elements formed on a second mesa. For instance, the mesa features 215 of the bonded wafer structure shown in Figures 2A and 2B can be combined with the mesa features 315 of the bonded wafer structure shown in Figures 3A and 3B. Furthermore, multiple mesas can be formed to different heights on one or both wafers, which can be useful for providing multiple different target element gaps between different types of sensing and/or actuating elements, for instance.

[0027] Figures 4A-4C illustrate processing steps associated with forming a portion of a wafer structure in accordance with an embodiment of the present disclosure. As an example, the wafer structure shown in Figures 4A-4C can be a wafer structure such as those illustrated in Figures 2A, 2B, 3A, and 3B. For instance, the process illustrated in Figures 4A-4C can be used to form one or more mesas described herein.

[0028] The structure illustrated in Figures 4A-4C includes a base wafer 402, which can include a silicon substrate or other doped or undoped base semiconductor substrate. A first dielectric material 403 is formed on the wafer 402. In various embodiments, the first dielectric material 403 serves as an etch stop material associated with forming a mesa (e.g., 415). Although not

illustrated, a number of dielectric, conductive, and/or semiconductive materials may be formed between substrate 402 and dielectric 403. The first dielectric material 403 can be a dielectric material such as a silicon carbide (SiC_x) material and can have a thickness of about 100 nanometers; however, embodiments are not limited to a particular material 403 or to a particular thickness.

[0029] A second dielectric material 419 is formed on the first dielectric material 403. Since the first dielectric material 403 is an etch stop, the second dielectric 419 is a different dielectric material than material 403. The second dielectric material 419 can be a silicon oxide material such as TEOS (tetraethyl orthosilicate) or silicon dioxide, among various other suitable dielectric materials. The second dielectric material can be formed via a chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD), among various other semiconductor processing techniques. The thickness 420 of the second dielectric material 419 is the same as the height 420 of the mesa 415, which is determined based on the target element gap (e.g., 217/317) associated with a bonded wafer structure in accordance with embodiments described herein. In various embodiments, the dielectric material 419 is formed to a thickness 420 of less than about 2 microns. In one or more embodiments, the thickness 420 can be between about 0.5 microns and 1.5 microns. However, the thickness 420 of the second dielectric material 419 can be greater than 2 microns, in some embodiments.

[0030] As illustrated in Figure 4A, a photoresist material 421 is formed on the second dielectric material 419. Although not illustrated, a mask can be formed on the photoresist 421. The photoresist 421 is then exposed (e.g., via a suitable light source) and the undesired portions thereof are removed. Figure 4B illustrates the remaining photoresist material 421 located on the second dielectric material 419 (e.g., over the portion of the dielectric 419 that is to become the mesa 415). As such, the remaining material 421 serves as a mask associated with forming the mesa 415.

[0031] An etch process is performed on the structure illustrated in Figure 4B in order to form the mesa 415 illustrated in Figure 4C. In various

embodiments, the etch can be a wet etch such as a buffered oxide etch (BOE) used to remove the portions of the second dielectric material 419 other than the material of the mesa 415. The wet etch undercuts the masking resist 421 shown in Figure 4B resulting in the sloped sidewalls 433 of the mesa 415. As described above, the sloped sidewalls 433 of mesa 415 can be useful for providing conductive transitions between elements on a surface of the mesa 415 and conductive elements located below the mesa 415 without forming vias through the mesa 415. Since the etch stops on the first dielectric material 403, a precise height 420 of the mesa 415 is obtained (e.g., the precision of the mesa height 420 is determined by the precision level associated with the formation of the second dielectric material 419). The precision associated with forming the mesa 415 via the method illustrated in Figures 4A-4C can be higher than, for example, a method in which the height 420 of the mesa 415 is based on a timed etch.

[0032] Figure 5 is a schematic illustrating a MEMS sensor 500 including a bonded wafer structure according to an embodiment of the present disclosure. As an example, the MEMS sensor illustrated in Figure 5 can be a capacitive sensor 500 used to detect various physical quantities including position, proximity, acceleration, flow, and/or pressure, among various other physical quantities. In this example, the sensor 500 includes three physical structures (e.g., wafers). The structures include an electronics wafer 530, a proof mass wafer 540, and a cap wafer 550.

[0033] The electronics wafer 530 can include CMOS electronics and may be electrically coupled to various electrical components in the proof mass wafer 540 and/or cap wafer 550. The electronics wafer 530 can also provide input/output ports (not shown) for coupling to electronic components external to sensor 500.

[0034] Although not shown in Figure 5, the proof mass wafer 540 can include a support structure and a number of suspension elements mechanically coupled to a proof mass 545. As such, the proof mass 545 can be suspended above the electronics wafer 530 and can move laterally with respect to the electronics wafer 530.

[0035] A first electrode array 511 is formed on the proof mass 545. The first electrode array 511 can include a number of sensing and/or actuating elements such as elements 212 illustrated in Figures 2A and 2B or elements such as elements 312 illustrated in Figures 3A and 3B, for example. A second electrode array 513 is formed on the electronics wafer 530. The second electrode array can include a number of sensing and/or actuating elements such as elements 210 illustrated in Figures 2A and 2B or elements such as elements 310 illustrated in Figures 3A and 3B, for example. As illustrated in Figure 5, the sensor 500 is configured such that the first and second electrode array 511 and 513 face each other and are separated by a particular element gap, such as element gap 217 illustrated in Figure 2B or element gap 317 illustrated in Figure 3B.

[0036] In operation, sensor 500 can be affixed to various structures such as a vehicle, a mobile device, a computer, or other structure that may experience a change that one desires to quantify (e.g., a change in acceleration). The movement of the electrodes of arrays 511 and 513 with respect to each other results in variances in cross capacitance between the arrays, for instance. These capacitance variances can be sensed by electronics within wafer 530 and/or external to the sensor 500, for example. Such circuitry can provide output signals proportional to the acceleration change experienced by the sensor 500.

[0037] In some embodiments, a closed loop circuit may be employed to maintain the proof mass 545 at a predetermined position during acceleration. Such circuitry can apply actuation signals to cause the proof mass 545 to remain at the predetermined position based on position feedback from the arrays 511 and 513.

[0038] The sensor 500 can include a bonded wafer structure formed in accordance with embodiments described herein. As such, an element gap associated with the electrode array 511 and the electrode array 513 can be more easily modified and/or more precisely determined as compared to previous MEMS sensors. Embodiments of the present disclosure can provide

various benefits such as increasing sensitivity and/or force of actuation associated with MEMS sensors and/or actuators, among other benefits.

[0039] Although specific embodiments have been illustrated and described herein, those of ordinary skill in the art will appreciate that an arrangement calculated to achieve the same results can be substituted for the specific embodiments shown. This disclosure is intended to cover adaptations or variations of one or more embodiments of the present disclosure. It is to be understood that the above description has been made in an illustrative fashion, and not a restrictive one.

[0040] Combination of the above embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the one or more embodiments of the present disclosure includes other applications in which the above structures and methods are used. Therefore, the scope of one or more embodiments of the present disclosure should be determined with reference to the appended claims, along with the full range of equivalents to which such claims are entitled.

[0041] In the foregoing Detailed Description, some features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the disclosed embodiments of the present disclosure have to use more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.

HP PDNO 201005970

13

What is claimed:

1. A method of forming a bonded wafer structure, the method comprising:
 - providing a first wafer and a second wafer to be bonded together via a bonding process that has a predetermined wafer gap associated therewith; and
 - forming a mesa on the first wafer prior to bonding the first wafer and the second wafer together, wherein a height of the dielectric mesa is determined based on a target element gap associated with the bonded wafer structure.
2. The method of claim 1, including forming a number of electrode elements on the mesa.
3. The method of claim 1, including forming a conductive connection between at least one of the number of electrode elements and a conductive element located below a bottom surface of the mesa without using a via formed through the mesa.
4. The method of claim 1, including a number of standoff elements associated with the bonding process, and wherein the method includes forming at least one of the number of standoff elements on the mesa.
5. The method of claim 1, including forming an electrode array on the mesa.
6. The method of claim 1, wherein increasing the height of the mesa increases the target element gap.

HP PDNO 201005970

14

7. The method of claim 1, wherein increasing the height of the mesa decreases the target element gap.
8. The method of claim 1, wherein forming the mesa includes:
forming an etch stop material on a surface of the first wafer;
forming a dielectric material on the etch stop material, a thickness of the dielectric material corresponding to the height of the dielectric mesa;
performing a mask and wet etch process to remove portions of the dielectric material other than dielectric material of the mesa; and
wherein the mesa includes sloped sidewalls.
9. A bonded wafer structure, comprising:
a first wafer structure including a number of electrode elements formed thereon;
a second wafer structure including a number of electrode elements formed thereon and facing the number of electrode elements formed on the first wafer structure;
a number of bonding features formed on at least one of the first wafer structure and the second wafer structure and providing a predetermined wafer gap associated with the bonded wafer structure;
and
a mesa formed on at least one of the first and the second wafer structure, a height of the mesa providing an element gap between the number of electrode elements formed on the first wafer structure and the number of electrode elements formed on the second wafer structure, wherein the element gap is different than the predetermined wafer gap.

HP PDNO 201005970

15

10. The bonded wafer structure of claim 9, wherein at least one of the number of bonding features is formed on the mesa such that the element gap is greater than the predetermined wafer gap.

11. The bonded wafer structure of claim 9, wherein the number of bonding features include a number of bond rings and a number of standoffs.

12. The bonded wafer structure of claim 9, wherein at least one of the number of electrode elements is formed on the mesa such that the particular element gap is less than the predetermined wafer gap.

13. The bonded wafer structure of claim 9, wherein at least one of the first and the second wafer structure includes:

a first dielectric material on which the mesa and at least one of the number of bonding features is formed;

wherein the mesa includes a second dielectric material different from the first dielectric material; and

wherein the first dielectric material is an etch stop material associated with forming the mesa.

14. The bonded wafer structure of claim 9, wherein the height of the mesa is less than two microns.

15. A bonded wafer structure, comprising:

a first wafer structure including a rotor electrode array formed on a first dielectric material;

a second wafer structure facing the first wafer structure and including a stator electrode array formed on a second dielectric material;

HP PDNO 201005970

16

a number of bonding features formed on the second dielectric material and providing a predetermined wafer gap associated with the bonded wafer structure;

a mesa formed from a third dielectric material formed on the second dielectric material and including:

at least one sloped sidewall; and

a height based on a target element gap between the rotor electrode array and the stator electrode array, wherein the target element gap is different than the predetermined wafer gap; and

wherein the rotor electrode array is moveable with respect to the stator electrode array.




Fig. 1




Fig. 2A




Fig. 2B




Fig. 3A




Fig. 3B

3/4




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 5

A. CLASSIFICATION OF SUBJECT MATTER**H01L 27/00(2006.01)i, H01L 27/146(2006.01)i, H01L 27/20(2006.01)i, H01L 21/50(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 27/00; H01L 23/52; C23F 1/00; G02B 26/00; H01L 21/30; H01L 29/84; H01L 21/02; H01L 21/301; H01L 21/00; H01L 21/44

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: MEMS, bond, gap, and mesa

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2003-0174383 A1 (CRISTIAN, A. BOLLE et al.) 18 September 2003 See the abstract; paragraphs [0035] - [0038]; claims 1, 26; and figures 1-5	1-15
A	US 2005-0170614 A1 (SATYADEV R. PATEL et al.) 04 August 2005 See the abstract; paragraphs [0066] - [0068]; claim 1; and figures 6, 11A, 11B	1-15
A	US 7166493 B2 (JAMES F. DENTRY et al.) 23 January 2007 See the abstract; column 11, line 1 - column 12, line 23; claims 1, 18; and figures 19A-19B	1-15
A	US 6277666 B1 (HAYS; KENNETH MAXWELL et al.) 21 August 2001 See the abstract; column 5, line 57 - column 8, line 11; claims 1, 7; and figures 2A-2D	1-15
A	US 2010-0096713 A1 (JUNG SUNG-HAE) 22 April 2010 See the abstract; paragraphs [0033] - [0035]; claims 1, 8; and figures 8-9	1-15

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family


Date of the actual completion of the international search

18 JANUARY 2012 (18.01.2012)

Date of mailing of the international search report

18 JANUARY 2012 (18.01.2012)

Name and mailing address of the ISA/KR


 Korean Intellectual Property Office
 Government Complex-Daejeon, 189 Cheongsa-ro,
 Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM, KAPBYUNG

Telephone No. 82-42-481-5998



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/035697

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2003-0174383 A1	18.09.2003	US 6912081 B2	28.06.2005
US 2005-0170614 A1	04.08.2005	AU 2000-80190 A1	08.05.2001
		AU 2001-281019 A8	18.02.2002
		AU 2001-32986 A1	07.08.2001
		AU 2001-81019 A1	18.02.2002
		AU 2001-93220 A1	04.03.2002
		AU 2001-93225 A1	13.03.2002
		AU 2003-263744 A1	22.12.2003
		CA 2393494 A1	28.06.2001
		CN 100449684 C0	07.01.2009
		CN 100535706 C	02.09.2009
		CN 1444738 A	24.09.2003
		CN 1444738 C0	04.06.2008
		CN 1567018 A	19.01.2005
		CN 1567018 C0	20.08.2008
		CN 1567019 A	19.01.2005
		CN 1567019 C0	20.08.2008
		CN 1567020 A	19.01.2005
		CN 1567020 C0	27.02.2008
		CN 1567021 A	19.01.2005
		CN 1567021 C0	20.08.2008
		CN 1659684 C0	24.08.2005
		CN 1748168 A	15.03.2006
		CN 1748168 C0	09.04.2008
		CN 1784748 A	07.06.2006
		CN 1784748 C0	07.06.2006
		CN 1788222 A	14.06.2006
		CN 1788222 C0	14.06.2006
		CN 1788330 A	14.06.2006
		CN 1816765 A	09.08.2006
		CN 1816765 C0	09.08.2006
		CN 1856726 A	01.11.2006
		CN 1856726 C0	01.11.2006
		CN 1856881 A	01.11.2006
		CN 1856881 C0	01.11.2006
		CN 1973235 A	30.05.2007
		CN 1973235 C0	30.05.2007
		EP 1230574 A1	14.08.2002
		EP 1230574 A4	25.05.2005
		EP 1230574 B1	13.09.2006
		EP 1250403 A1	23.10.2002
		EP 1313896 A2	28.05.2003
		EP 1315993 A2	04.06.2003
		EP 1553437 A2	13.07.2005
		EP 1553437 A3	20.07.2005
		EP 1553437 B1	21.02.2007
		EP 1555562 A2	20.07.2005
		EP 1555562 A3	26.10.2005

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/035697

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		EP 1555563 A2	20.07.2005
		EP 1555563 A3	03.01.2007
		EP 1555564 A2	20.07.2005
		EP 1555564 A3	18.10.2006
		EP 1592995 A2	09.11.2005
		EP 1611581 A2	04.01.2006
		EP 1611581 A4	27.12.2006
		EP 1631851 A2	08.03.2006
		EP 1642162 A2	05.04.2006
		EP 1766663 A1	28.03.2007
		JP 03-768514 B2	19.04.2006
		JP 03-889705 B2	07.03.2007
		JP 03-889757 B2	07.03.2007
		JP 03-889759 B2	07.03.2007
		JP 2003-518158 A	03.06.2003
		JP 2004-506230 A	26.02.2004
		JP 2004-518271 A	17.06.2004
		JP 2005-099793 A	14.04.2005
		JP 2005-122145 A	12.05.2005
		JP 2005-122146 A	12.05.2005
		JP 2005-534048 A	10.11.2005
		JP 2006-178447 A	06.07.2006
		JP 2006-517688 A	27.07.2006
		JP 2006-528793 A	21.12.2006
		JP 2006-528794 A	21.12.2006
		JP 2007-503598 A	22.02.2007
		JP 2007-505368 A	08.03.2007
		JP 2007-521509 A	02.08.2007
		KR 10-0724081 B1	04.06.2007
		KR 10-2004-0017792 A	27.02.2004
		KR 10-2005-0016540 A	21.02.2005
		KR 10-2005-0106428 A	09.11.2005
		KR 10-2006-0014392 A	15.02.2006
		KR 10-2006-0040653 A	10.05.2006
		KR 10-2006-0040720 A	10.05.2006
		KR 10-2006-0040721 A	10.05.2006
		KR 10-2006-0065647 A	14.06.2006
		TW 588398 A	21.05.2004
		US 05835256A A	10.11.1998
		US 06046840A A	04.04.2000
		US 2002-024641 A1	28.02.2002
		US 2002-047172 A1	25.04.2002
		US 2002-108299 A1	15.08.2002
		US 2002-121502 A1	05.09.2002
		US 2002-122239 A1	05.09.2002
		US 2002-132389 A1	19.09.2002
		US 2002-137789 A1	26.09.2002
		US 2002-176150 A1	28.11.2002
		US 2002-185699 A1	12.12.2002
		US 2002-195423 A1	26.12.2002

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/035697

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2002-196524 A1	26.12.2002
		US 2003-036215 A1	20.02.2003
		US 2003-054588 A1	20.03.2003
		US 2003-214639 A1	20.11.2003
		US 2003-220334 A1	27.11.2003
		US 2004-008402 A1	15.01.2004
		US 2004-012838 A1	22.01.2004
		US 2004-035821 A1	26.02.2004
		US 2004-069747 A1	15.04.2004
		US 2004-100677 A1	27.05.2004
		US 2004-125346 A1	01.07.2004
		US 2004-125347 A1	01.07.2004
		US 2004-141224 A1	22.07.2004
		US 2004-156089 A1	12.08.2004
		US 2004-191937 A1	30.09.2004
		US 2004-196722 A1	07.10.2004
		US 2004-218149 A1	04.11.2004
		US 2004-218154 A1	04.11.2004
		US 2004-218292 A1	04.11.2004
		US 2004-218293 A1	04.11.2004
		US 2004-223088 A1	11.11.2004
		US 2004-223240 A1	11.11.2004
		US 2004-233392 A1	25.11.2004
		US 2004-233505 A1	25.11.2004
		US 2005-007557 A1	13.01.2005
		US 2005-018091 A1	27.01.2005
		US 2005-020089 A1	27.01.2005
		US 2005-030490 A1	10.02.2005
		US 2005-041277 A1	24.02.2005
		US 2005-042792 A1	24.02.2005
		US 2005-048688 A1	03.03.2005
		US 2005-054135 A1	10.03.2005
		US 2005-074919 A1	07.04.2005
		US 2005-088383 A1	28.04.2005
		US 2005-088718 A1	28.04.2005
		US 2005-088719 A1	28.04.2005
		US 2005-093793 A1	05.05.2005
		US 2005-094240 A1	05.05.2005
		US 2005-105160 A1	19.05.2005
		US 2005-111074 A1	26.05.2005
		US 2005-122561 A1	09.06.2005
		US 2005-139940 A1	30.06.2005
		US 2005-157375 A1	21.07.2005
		US 2005-157376 A1	21.07.2005
		US 2005-168795 A1	04.08.2005
		US 2005-170540 A1	04.08.2005
		US 2005-170546 A1	04.08.2005
		US 2005-170547 A1	04.08.2005
		US 2005-170557 A1	04.08.2005
		US 2005-173711 A1	11.08.2005

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/035697

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2005-174625 A1	11.08.2005
		US 2005-174626 A1	11.08.2005
		US 2005-179982 A1	18.08.2005
		US 2005-180686 A1	18.08.2005
		US 2005-181532 A1	18.08.2005
		US 2005-190430 A1	01.09.2005
		US 2005-191789 A1	01.09.2005
		US 2005-191790 A1	01.09.2005
		US 2005-196896 A1	08.09.2005
		US 2005-206993 A1	22.09.2005
		US 2005-213190 A1	29.09.2005
		US 2005-214976 A1	29.09.2005
		US 2005-231788 A1	20.10.2005
		US 2005-231789 A1	20.10.2005
		US 2005-250362 A1	10.11.2005
		US 2005-260792 A1	24.11.2005
		US 2005-260793 A1	24.11.2005
		US 2006-007522 A1	12.01.2006
		US 2006-018003 A1	26.01.2006
		US 2006-033977 A1	16.02.2006
		US 2006-115923 A1	01.06.2006
		US 2006-132892 A1	22.06.2006
		US 2006-171014 A1	03.08.2006
		US 2006-175622 A1	10.08.2006
		US 2006-177957 A1	10.08.2006
		US 2006-266730 A1	30.11.2006
		US 2007-001247 A1	04.01.2007
		US 2007-119814 A1	31.05.2007
		US 2007-270485 A1	22.11.2007
		US 2008-049290 A1	28.02.2008
		US 2008-096313 A1	24.04.2008
		US 2009-039536 A1	12.02.2009
		US 6172797 B1	09.01.2001
		US 6290864 B1	18.09.2001
		US 6356378 B1	12.03.2002
		US 6396619 B1	28.05.2002
		US 6447558 B1	10.09.2002
		US 6523961 B2	25.02.2003
		US 6529310 B1	04.03.2003
		US 6538800 B2	25.03.2003
		US 6624189 B2	23.09.2003
		US 6690502 B2	10.02.2004
		US 6741383 B2	25.05.2004
		US 6798561 B2	28.09.2004
		US 6849471 B2	01.02.2005
		US 6856447 B2	15.02.2005
		US 6867897 B2	15.03.2005
		US 6873450 B2	29.03.2005
		US 6900072 B2	31.05.2005
		US 6906847 B2	14.06.2005

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/035697

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 6942811 B2	13.09.2005
		US 6947200 B2	20.09.2005
		US 6949202 B1	27.09.2005
		US 6950223 B2	27.09.2005
		US 6952301 B2	04.10.2005
		US 6952302 B2	04.10.2005
		US 6960305 B2	01.11.2005
		US 6962419 B2	08.11.2005
		US 6965468 B2	15.11.2005
		US 6969635 B2	29.11.2005
		US 6970281 B2	29.11.2005
		US 6972891 B2	06.12.2005
		US 6974713 B2	13.12.2005
		US 6975444 B2	13.12.2005
		US 6985277 B2	10.01.2006
		US 6995034 B2	07.02.2006
		US 6995040 B2	07.02.2006
		US 7002726 B2	21.02.2006
		US 7009754 B2	07.03.2006
		US 7012733 B2	14.03.2006
		US 7019376 B2	28.03.2006
		US 7023606 B2	04.04.2006
		US 7023607 B2	04.04.2006
		US 7027200 B2	11.04.2006
		US 7027205 B2	11.04.2006
		US 7027207 B2	11.04.2006
		US 7041224 B2	09.05.2006
		US 7042622 B2	09.05.2006
		US 7075702 B2	11.07.2006
		US 7099065 B2	29.08.2006
		US 7138693 B2	21.11.2006
		US 7153443 B2	26.12.2006
		US 7198982 B2	03.04.2007
		US 7268934 B2	11.09.2007
		US 7286278 B2	23.10.2007
		US 7307775 B2	11.12.2007
		US 7394140 B2	01.07.2008
		US 7403324 B2	22.07.2008
		US 7405860 B2	29.07.2008
		US 7411717 B2	12.08.2008
		US 7422920 B2	09.09.2008
		US 7436573 B2	14.10.2008
		US 7449358 B2	11.11.2008
		US 7459333 B2	02.12.2008
		US 7459402 B2	02.12.2008
		US 7483198 B2	27.01.2009
		US 7498648 B2	03.03.2009
		US 7573111 B2	11.08.2009
		US 7586668 B2	08.09.2009
		US 7629190 B2	08.12.2009

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/035697

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 7655492 B2	02.02.2010
		US 7671428 B2	02.03.2010
		US 7866036 B2	11.01.2011
US 7166493 B2	23.01.2007	AU 2002-332749 A8	18.03.2003
		US 2003-0045044 A1	06.03.2003
		US 2004-0178473 A1	16.09.2004
		US 6744114 B2	01.06.2004
		WO 03-021667 A2	13.03.2003
		WO 03-021667 A3	13.03.2003
US 6277666 B1	21.08.2001	AT 511493 T	15.06.2011
		EP 1187789 A1	20.03.2002
		EP 1187789 B1	01.06.2011
		JP 2003-502165 A	21.01.2003
		WO 00-78667 A1	28.12.2000
US 2010-0096713 A1	22.04.2010	EP 2092567 A1	26.08.2009
		JP 2010-511524 A	15.04.2010
		KR 10-0833508 B1	29.05.2008
		US 8035176 B2	11.10.2011
		WO 2008-069394 A1	12.06.2008