

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
7 April 2005 (07.04.2005)

PCT

(10) International Publication Number
WO 2005/031815 A1

(51) International Patent Classification⁷: **H01L 21/02**,
21/3213

[CN/US]; 6 Libra LN, Wallkill, NY 12589 (US). **EGGER, Ulrich** [DE/DE]; Gewandhausstrasse 2, 01067 Dresden (DE).

(21) International Application Number:
PCT/SG2004/000267

(74) Agent: **WATKIN, Timothy, Lawrence, Harvey**; Lloyd Wise, Tanjong Pagar, P.O. Box 636, Singapore 910816 (SG).

(22) International Filing Date: 31 August 2004 (31.08.2004)

(25) Filing Language: English

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(26) Publication Language: English

(30) Priority Data:
10/676,360 30 September 2003 (30.09.2003) US

(71) Applicant (for all designated States except US): **INFINEON TECHNOLOGIES AG** [DE/SG]; St.-Martin-Strasse 53, 81669 Munich (DE).

(72) Inventors; and


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

(75) Inventors/Applicants (for US only): **ZHUANG, Haoren**

[Continued on next page]

(54) Title: A DEVICE AND A METHOD FOR FORMING A FERROELECTRIC CAPACITOR DEVICE

Additional hard material deposit
(Before main etching)



(57) Abstract: A ferroelectric capacitor device, such as an FeRAM device is formed by forming a substrate extending in a first plane and comprising a number of layers of material, forming a hard mask layer on the substrate and forming a first layer of a first material on the hard mask layer. The hard mask shape is then defined by etching the hard mask layer. A second layer of the first material is deposited on the etched hard mask layer. The deposited second layer has one or more side surfaces extending substantially perpendicular to the plane of the substrate. The second layer and the number of layers forming the substrate are then etched to shape the ferroelectric capacitor device.



GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Declaration under Rule 4.17:

— *of inventorship (Rule 4.17(iv)) for US only*

A DEVICE AND A METHOD FOR FORMING A FERROELECTRIC CAPACITOR DEVICE

Field of the Invention

The present invention relates to a device such as a ferroelectric capacitor device and a method for forming a ferroelectric capacitor device.

Background of the Invention

A conventional ferroelectric capacitor includes one or more ferroelectric layers sandwiched between a bottom electrode and a top electrode. The ferroelectric layer(s) may include, for example, PZT, SBT or BLT. The capacitor is covered with one or more interlayer dielectric layers, normally Tetraethyl Orthosilicate (TEOS), and connection to the top electrode is achieved by etching a window through the interlayer dielectric layer(s) and filling the window with a metal filler. The bottom electrode is mounted on a substrate, the electrical connection to the bottom electrode typically being via a metal plug through the substrate. To make the connection between the bottom electrode and the plug, a window is formed through the interlayer dielectric layer(s), through the other layers of the capacitor and into the plug. A liner is formed in this window and a metal filler is deposited in the bottom of the window to make the contact between the bottom electrode and the plug. The liner and the metal filler are etched to leave just the contact to the plug. Encapsulation layers and cover layers are added to protect the resultant capacitor.

In the production of conventional capacitors it is necessary to etch the top and bottom electrodes in separate processes, and, in each case, a hard mask is used to define the etch pattern. Thus, vertical etching, that is etching down from the top layer of the device towards the substrate is a fundamental process in the manufacture of capacitor devices, such as FeRAMs. To obtain

an accurate etch, the sides of the hard mask used to define the etching process should be, as near as possible, normal to the surface being etched, both when making the mask and when using the mask to etch the main cell material of the capacitor.

During the etching processes, for example, to open the hard mask (that is, to shape the hard mask material) and to etch the actual device according to the hard mask, the top of the aperture or "cut" formed whilst etching is exposed to the etching process for longer than the bottom of the aperture. Thus, more material is removed from the top of the aperture than the bottom, resulting in the aperture tapering from top to bottom, the aperture being wider at the top than at the bottom. The angle between the substrate and the etched side of the hard mask is termed the hard mask angle.

Typically, the hard mask material is TEOS. It is difficult to obtain anything approaching a 90 degree hard mask angle when etching such a material. Furthermore, when using the mask to define the etching of the remaining layers, the mask etches further, for example during the applied RIE process, thereby accentuating the problem. Although side etching, that is etching along the mask rather than through the mask, is not extensive during these processes, TEOS is a soft material for most stages in the RIE process and thus any side etching is noticeable and significant.

In view of the foregoing problems with conventional processes and devices, a need exists for an easily applied method for producing capacitors with minimal tapering of the etch apertures, without reducing production yield or compromising performance.

Summary of the Invention

In general terms, the present invention proposes the deposition of an additional layer of material over the hard mask material in the formation of a ferroelectric capacitor, after the hard mask material has been pattern-etched.

The additional layer of material is one not easily etched by processes involved in etching the main cell materials of the capacitor. As a result, it is substantially unaffected by side etching. The main purpose of this additional layer of material is to remove the taper of the etch apertures so that the sides of the mask are substantially normal to the surfaces of the main cell material to be etched through the hard mask. This will improve the etching of the main cell materials so that the etched faces are substantially normal to the substrate. Furthermore, this reduction in side etching allows the capacitors to be placed closer together which improves the packing density and the accuracy of the main cell material etching process.

In a further preferred embodiment, an extra layer of hard mask material may be deposited over the additional layer of material described above and before the photolithographic mask is applied. This is advantageous in situations where the photolithographic material will not withstand the etching process used to open the additional layer of material.

The methods of the present invention are easily performed and the devices embodying the present invention are easily created.

According to a first aspect of the present invention there is provided a method for forming a ferroelectric capacitor device comprising the steps of:

forming a substrate extending in a first plane and comprising a number of layers of material;

forming a hard mask layer on said substrate;

forming a first layer of a first material on said hard mask layer;

defining a hard mask shape by etching said hard mask layer;

depositing a second layer of said first material on said etched hard mask layer, said deposited second layer having one or more side surfaces extending substantially perpendicular to said plane of said substrate;

etching said second layer and said number of layers forming said substrate to shape said ferroelectric capacitor device.

According to a second aspect of the present invention there is provided a ferroelectric capacitor device formed according to the above method.

According to a third aspect of the present invention there is provided an FeRAM device formed according to the above method.

According to a fourth aspect of the present invention there is provided a device comprising:

a substrate extending in a first plane and comprising a number of layers of material;

a first layer of hard mask material formed on said substrate;

a first layer of a first material formed on said first layer of hard mask material, said first layer of hard mask material being etched to define said hard mask; and

a second layer of said first material deposited on said etched layer of hard mask material, said deposited second layer having one or more side surfaces extending substantially perpendicular to said plane of said substrate.

According to a fifth aspect of the present invention there is provided a ferroelectric capacitor device comprising one or more of the above-defined devices.

According to a sixth aspect of the present invention there is provided an FeRAM device comprising one or more of the above-defined devices.

Brief Description of the Drawings

Preferred features of the invention will now be described, for the sake of illustration only, with reference to the following Figures in which:

Figure 1 is a schematic cross-section of a conventional FeRAM after the hard mask has been opened;

Figure 2 is a schematic cross-section of a conventional FeRAM during an RIE of the main cell material;

Figure 3a is a schematic cross-section of an FeRAM according to an embodiment of the invention before main etching;

Figure 3b is a schematic cross-section of an FeRAM according to an embodiment of the invention during main etching;

Figure 4 is a schematic cross-section of an FeRAM according to an embodiment of the invention before hard mask opening;

Figure 5 is a schematic cross-section of an FeRAM according to an embodiment of the invention after hard mask opening;

Figure 6 is a schematic cross-section of the FeRAM of Figure 5 with an additional hard material deposit over the hard mask before main etching;

Figure 7 is a schematic cross-section of an FeRAM according to a further embodiment of the invention with an additional layer of material placed

between a layer of hard material and the photomask used to define the hard mask;

Figure 8 is a schematic cross-section of the FeRAM of Figure 7 after etching the additional layer down to the hard material to form a mask for the hard mask;

Figure 9 is a schematic cross-section of the FeRAM of Figure 8 after etching to shape the hard mask; and

Figure 10 is a schematic cross-section of the FeRAM of Figure 9 with an additional deposit of hard material.

Detailed Description of Preferred Embodiments

Figures 1 and 2 show a conventional FeRAM capacitor device 1 and the changes in the shape of the hard mask during hard mask opening and main cell etching.

In Figure 1 the device 1 is represented by the main cell material 2 onto which is deposited the hard mask material 4. The hard mask material 4, which may be TEOS, is etched to open the mask, as shown in Figure 1. The sides of the hard mask material 4 are not vertical but taper due to side etching, that is etching along the mask rather than through the mask.

Figure 2 shows the conventional FeRAM of Figure 1 during etching of the main cell material 2. The hard mask material 4 is tapering at a greater angle than in Figure 1 due to side etching. The side faces 6 of the etched main cell material 2 defining the apertures 8 created by the etching process are also inclined from the normal to the substrate 10, partly due to side etching and partly due to the taper of the hard mask material 4.

The methods and devices which illustrate preferred embodiments of the invention will be explained with reference to Figures 3a to 10. The elements of the FeRAM capacitor structure illustrated in Figures 1 and 2 which correspond exactly to elements in the FeRAM capacitors shown in Figures 3a to 10 are allotted the same reference numerals.

Figure 3a shows an FeRAM capacitor structure 12 according to a first embodiment of the present invention in which the hard mask material 4 deposited on the main cell material 2 has been etched as in Figure 1, and a further layer of hard material 14 has been deposited over the etched hard mask and the exposed surfaces of the main cell material 2. The material used as the hard material layer 14 will depend on the main cell materials to be etched. In a preferred embodiment, if the main cell material 2 to be etched is iridium, the hard material 14 may be, for example, aluminium oxide (Al_2O_3), titanium or titanium dioxide as these materials will etch very slowly in the processes to open the TEOS hard mask and the RIE of the main cell material.

If the main cell material 2 to be etched is PZT, silicon rich oxide (SRO) is preferably used as the hard material 14.

For two-stage etching, that is, etching two materials from the same mask in separate stages instead of etching through two different materials in a single process, the hard material 14 used can be changed between stages to achieve the optimum result.

Figure 3b shows the device 12 of Figure 3a during etching of the main cell material 2. The hard mask shape does not change during this process as it is protected by the hard material layer 14 so the side faces 6 of the etched main cell material 2 defining the apertures 8 created by the etching process remain substantially normal to the substrate 10.

Figures 4 to 6 show how to form the hard material layer 14 according to a first preferred embodiment.

Figure 4 shows the device 12 of Figures 3a and 3b before etching of the hard mask material 4. The hard mask material 4, which may be TEOS, is deposited on the main cell materials 2 and a layer of the hard material 14 is deposited on top of the hard mask material 4. A layer of photoresist 16 is deposited on top of the hard material 14. The layer of photoresist 16 is then exposed and developed to produce a lithographic pattern for the hard mask 4.

Figure 5 shows the device 12 of Figure 4 after etching of the hard material layer 14 and the hard mask material 4 down to the main cell materials 2 to open the hard mask 4.

Figure 6 shows the device 12 of Figure 5 after an additional layer of hard material 14 is deposited over the etched original layer of hard material, the etched hard mask material 4 and the exposed surfaces 18 of the main cell material 2. As the thickness of the hard material layer 14 (which includes the remnants of the original hard material layer and the additional hard material layer) is greater furthest from the main cell materials 2 than the thickness of the hard material layer closest to the main cell materials 2, so the side walls 20 of the hard material layer 14 may be formed substantially normal to the upper surface of the main cell materials 2. The portions of hard material layer 14 deposited on the exposed surfaces 18 of the main cell materials 2 may be removed during etching of the main cell materials.

If the photoresist material 16 is not compatible with the hard material 14 thereby inhibiting proper patterning procedures, or if the material used for the photoresist material will not withstand the etching process used for the hard material 14, an additional layer 22 of hard mask material, such as TEOS, may be deposited on the upper surface of the hard material layer 14 and the

photoresist 16 may then be applied over the additional hard mask material layer 22. This is shown in Figures 7 to 10.

Figure 7 shows the additional layer 22 of hard mask material applied to the upper surface of the hard material layer 14 and the photoresist 16 applied over the additional hard mask material layer 22 after the photoresist 16 has been exposed and developed to produce a lithographic pattern for the hard mask 4 but before etching of the hard mask 4.

Figure 8 shows the device of Figure 7 after the first etch of the hard mask material 4 to produce the mask for etching the hard material layer 14.

Figure 9 shows the device of Figure 8 after etching the hard material layer 14 and the hard mask material 4 down to the main cell materials 2.

Figure 10 shows the device of Figure 9 with an additional layer of hard material 14 deposited over the etched original layer of hard material, the etched hard mask material 4 and the exposed surfaces 18 of the main cell material 2 to straighten the sides of the device in preparation for etching of the main cell materials 2. As the thickness of the hard material layer 14 (which includes the remnants of the original hard material layer and the additional hard material layer) is greater furthest from the main cell materials 2 than the thickness of the hard material layer closest to the main cell materials 2, so the side walls 20 of the hard material layer 14 may be formed substantially normal to the upper surface of the main cell materials 2. The portions of hard material layer 14 deposited on the exposed surfaces 18 of the main cell materials 2 may be removed during etching of the main cell materials.

It will be noted that the terms photoresist and photolithographic layer have been used interchangeably in the specification.

The systems and methods according to the present invention may be particularly useful in the production of devices for use, for example, as ferroelectric random access memories.

Various modifications to the embodiments of the present invention described above may be made. For example, other materials and method steps can be added or substituted for those above. Thus, although the invention has been described above using particular embodiments, many variations are possible within the scope of the claims, as will be clear to the skilled reader, without departing from the spirit and scope of the invention.

Claims

1. A method for forming a ferroelectric capacitor device comprising the steps of:
 - forming a substrate extending in a first plane and comprising a number of layers of material;
 - forming a hard mask layer on said substrate;
 - forming a first layer of a first material on said hard mask layer;
 - defining a hard mask shape by etching said hard mask layer;
 - depositing a second layer of said first material on said etched hard mask layer, said deposited second layer having one or more side surfaces extending substantially perpendicular to said plane of said substrate;
 - etching said second layer and said number of layers forming said substrate to shape said ferroelectric capacitor device.
2. A method according to claim 1, wherein the step of forming said first layer of said first material on said hard mask layer comprises forming said first layer of a material which has a slow etch rate compared to said hard mask layer material.
3. A method according to claim 1, wherein the step of forming a first layer of a first material on said hard mask layer comprises forming said first layer of aluminium oxide (Al_2O_3).
4. A method according to claim 1, wherein the step of forming a first layer of a first material on said hard mask layer comprises forming said first layer of titanium.

5. A method according to claim 1, wherein the step of forming a first layer of a first material on said hard mask layer comprises forming said first layer of titanium dioxide (TiO₂).
6. A method according to claim 1, wherein the step of forming a first layer of a first material on said hard mask layer comprises forming said first layer of silicon rich oxide (SRO).
7. A method according to claim 1, wherein the step of forming a hard mask layer on said substrate comprises forming said hard mask layer of TEOS.
8. A method according to claim 1, wherein the step of forming said substrate comprises forming one or more of said number of layers of iridium.
9. A method according to claim 1, wherein the step of forming said substrate comprises forming one or more of said number of layers of PZT.
10. A method according to claim 1, wherein the step of defining the hard mask shape by etching said hard mask layer comprises applying a photolithographic layer to said first layer of first material, exposing said photolithographic layer; and developing said exposed photolithographic layer to produce an etch pattern for said first layer of first material and said hard mask layer.
11. A method according to claim 1, wherein the step of etching said second layer and said number of layers forming said substrate to shape said ferroelectric capacitor device comprises applying an RIE process.

12. A method according to claim 1, further comprising forming a second layer of hard mask material on said first layer of said first material prior to the step of defining said hard mask shape.

13. A method according to claim 12, wherein the step of defining said hard mask shape comprises etching said second layer of hard mask material to provide an etch pattern for said first layer of hard mask material.

14. A ferroelectric capacitor device formed according to the method of claim 1.

15. An FeRAM device formed according to the method of claim 1.

16. A device comprising:

- a substrate extending in a first plane and comprising a number of layers of material;

- a first layer of hard mask material formed on said substrate;

- a first layer of a first material formed on said first layer of hard mask material, said first layer of hard mask material being etched to define said hard mask; and

- a second layer of said first material deposited on said etched layer of hard mask material, said deposited second layer having one or more side surfaces extending substantially perpendicular to said plane of said substrate.

17. A device according to claim 16, wherein said first layer of said first material comprises a material which has a slow etch rate compared to said hard mask layer material.

18. A device according to claim 16, wherein said first layer of said first material comprises aluminium oxide (Al_2O_3).

19. A device according to claim 16, wherein said first layer of said first material comprises titanium.
20. A device according to claim 16, wherein said first layer of said first material comprises titanium dioxide (TiO₂).
21. A device according to claim 16, wherein said first layer of said first material comprises silicon rich oxide (SRO).
22. A device according to claim 16, wherein said a hard mask material comprises TEOS.
23. A device according to claim 16, wherein one or more of said number of layers of said substrate comprise iridium.
24. A device according to claim 16, wherein one or more of said number of layers of said substrate comprise PZT.
25. A device according to claim 16, wherein said first layer of hard mask material is etched by applying a photolithographic layer to said first layer of first material, exposing said photolithographic layer; and developing said exposed photolithographic layer to produce an etch pattern for said first layer of first material and said hard mask layer.
26. A device according to claim 16, further comprising a second layer of hard mask material formed on said first layer of said first material.

27. A device according to claim 26, wherein said second layer of hard mask material is etched to provide an etch pattern for said first layer of said first material and said first hard mask material.

28. A ferroelectric capacitor device comprising one or more devices according to claim 16.

29. An FeRAM device comprising one or more devices according to claim 16.

FIG 1

Prior Art

After Hard Mask Open
(Initial HM angle reducing because of side etching)




FIG 2

Prior Art

During Cell RIE
(HM angle further reduce because of side etching)




FIG 3A

2/6

Before main etching
(hard mask with a "hard shell", vertical shape)




FIG 3B

During main etching
(hard mask shape not change because of the shell)




FIG 4

3/6

Before hard mask open




FIG 5

After hard mask open




FIG 6

4/6

Additional hard material deposit
(Before main etching)





FIG 7

Before hard mask open



5/6

FIG 8

Before etching material B





FIG 9


Before material B deposit



6/6

FIG 10

After material B deposit



INTERNATIONAL SEARCH REPORT

Inter

Application No

PCT/SG2004/000267

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L21/02 H01L21/3213

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2003/119251 A1 (GILBERT STEPHEN R ET AL) 26 June 2003 (2003-06-26) the whole document	1-29
Y	----- "SPUTTER-RESISTANT MASK STRUCTURE AND PROCESS" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 33, no. 3B, 1 August 1990 (1990-08-01), pages 379-381, XP000124394 ISSN: 0018-8689 the whole document	1-29
X		16-18
X		19-22
A	----- US 6 465 321 B1 (KIM MYUNG PIL ET AL) 15 October 2002 (2002-10-15) the whole document	1
	----- -/-	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

° Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

6 December 2004

Date of mailing of the international search report

14/12/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Rodríguez-Gironés, M

INTERNATIONAL SEARCH REPORT

Inte application No
PCT/SG2004/000267

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2003/082916 A1 (TSAI SHIN-YI ET AL) 1 May 2003 (2003-05-01) the whole document -----	1
A	US 6 211 034 B1 (COLOMBO LUIGI ET AL) 3 April 2001 (2001-04-03) column 4, line 57 - column 5, line 4 -----	6,21
A	US 5 972 722 A (COLOMBO LUIGI ET AL) 26 October 1999 (1999-10-26) column 5, line 27 - line 39 -----	6,21

INTERNATIONAL SEARCH REPORT

Inter

Application No

PCT/SG2004/000267

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 2003119251	A1	26-06-2003	NONE		
US 6465321	B1	15-10-2002	KR	2001063465 A	09-07-2001
US 2003082916	A1	01-05-2003	US	2003224254 A1	04-12-2003
			US	2003216051 A1	20-11-2003
			US	2003224602 A1	04-12-2003
			US	2004132225 A1	08-07-2004
US 6211034	B1	03-04-2001	NONE		
US 5972722	A	26-10-1999	NONE		