



- (51) International Patent Classification:
H01L 29/00 (2006.01) *H01L 21/363* (2006.01)
- (21) International Application Number:
PCT/US2021/061061
- (22) International Filing Date:
30 November 2021 (30.11.2021)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
17/108,892 01 December 2020 (01.12.2020) US
- (63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:
US 17/108,892 (CON)
Filed on 01 December 2020 (01.12.2020)
- (71) Applicant: **TEXAS INSTRUMENTS INCORPORATED** [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (72) Inventors: **SUH, Chang, Soo**; 1110 Sarah St, Allen, TX 75013 (US). **JOH, Jungwoo**; 1141 Philip Dr, Allen, TX 75013 (US). **LEE, Dong, Seup**; 6501 Taprock Dr, McKinney, TX 75070 (US). **WADA, Shoji**; 7712 Chief Spotted Tail Drive, McKinney, TX 75070 (US). **KIRMSE, Karen, Hildegard Ralston**; 2211 White Cliff Dr, Richardson, TX 75080 (US).
- (74) Agent: **GRAHAM, Brian** et al.; TEXAS INSTRUMENTS INCORPORATED, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,

(54) Title: NORMALLY-ON GALLIUM NITRIDE BASED TRANSISTOR WITH P-TYPE GATE




FIG. 1K

(57) Abstract: A semiconductor device (100) includes a gallium nitride based low threshold depletion mode transistor (GaN FET) (102) with a threshold potential between -10 volts and -0.5 volts. The GaN FET (102) has a channel layer (108) of III-N semiconductor material including gallium and nitrogen that supports a two-dimensional electron gas (2DEG) (114). The GaN FET (102) has a barrier layer (112) of III-N semiconductor material including aluminum and nitrogen over the channel layer (108). The GaN FET (102) further has a p-type gate (124) of III-N semiconductor material including gallium and nitrogen. A bottom surface (136) of the gate (124), adjacent to the barrier layer (112), does not extend past a top surface (138) of the barrier layer (112), located opposite from the channel layer (108). The GaN FET (102) is free of a dielectric layer between the gate (124) and the barrier layer (112).

HR, HU, ID, IL, IN, IR, IS, IT, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Published:

- *with international search report (Art. 21(3))*

NORMALLY-ON GALLIUM NITRIDE BASED TRANSISTOR WITH P-TYPE GATE

[0001] This description relates to the field of semiconductor devices. More particularly, but not exclusively, this description relates to gallium nitride transistors in semiconductor devices.

BACKGROUND

[0002] A normally-on gallium nitride based field effect transistor (GaN FET) may be used for a power switching application. A normally-on GaN FET is also known as a depletion mode GaN FET. A depletion mode GaN FET commonly has a gate insulator film of dielectric material, such as silicon nitride, silicon dioxide and/or aluminum oxide, between the gate and the barrier layer, to reduce gate leakage and ensure product reliability. For a power switching application, normally-off operation, also known as enhancement mode operation, is desired. A normally-on GaN FET can be paired up with a low voltage silicon transistor in a cascode circuit to operate in a normally-off mode. In a cascode circuit, the GaN FET and the silicon transistor are connected in series. The threshold potential of the GaN FET, (i.e., a bias potential on the gate with respect to the source) to turn on the GaN FET, is commonly a negative voltage with a magnitude above 10 volts. A size of the Si transistor is primarily determined by the magnitude of the threshold voltage of the normally-on GaN FET, with greater magnitude threshold potentials requiring larger silicon transistors, leading to higher costs, increased overall on-resistance contribution and reduction of available space for the GaN transistor within a given package.

SUMMARY

[0003] This description introduces a semiconductor device including a gallium nitride based low threshold depletion mode transistor, the GaN FET. The GaN FET has a channel layer of III-N semiconductor material including gallium and nitrogen that supports a two-dimensional electron layer, commonly referred to as the two-dimensional electron gas (2DEG). The GaN FET has a barrier layer of III-N semiconductor material including aluminum and nitrogen over the channel layer. The GaN FET further has a p-type gate of III-N semiconductor material including gallium and nitrogen. A bottom surface of the gate, adjacent to the barrier layer, does not extend past a top surface of the barrier layer, located opposite from the channel layer. The GaN FET is free of a dielectric layer between the gate and the barrier layer.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] FIG. 1A through FIG. 1K are cross sections of an example semiconductor device

including a low threshold depletion mode gallium nitride field effect transistor, depicted in stages of formation.

[0005] FIG. 2 is a top view of an example semiconductor device that includes a low threshold depletion mode gallium nitride field effect transistor, and a silicon metal oxide semiconductor field effect transistor.

[0006] FIG. 3 is a circuit schematic of an example semiconductor device that includes a low threshold depletion mode gallium nitride field effect transistor, and a silicon metal oxide semiconductor field effect transistor.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0007] This description is described with reference to the attached figures. The figures are not drawn to scale and they are provided merely to illustrate the description. Several aspects of the description are described below with reference to example applications for illustration. Numerous specific details, relationships, and methods are set forth to provide an understanding of the description. This description is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with this description.

[0008] In addition, although some of the embodiments illustrated herein are shown in two dimensional views with various regions having depth and width, these regions are illustrations of only a portion of a device that is actually a three dimensional structure. Accordingly, these regions will have three dimensions, including length, width, and depth, when fabricated on an actual device. Moreover, while the present invention is illustrated by embodiments directed to active devices, these illustrations are not a limitation on the scope or applicability of the present invention. The active devices of the present invention are not limited to the physical structures illustrated. These structures are included to demonstrate the utility and application of the present invention to presently preferred embodiments.

[0009] A semiconductor device includes a gallium nitride based low threshold depletion mode transistor, the GaN FET. The GaN FET has a channel layer of III-N semiconductor material including gallium and nitrogen that supports a two-dimensional electron layer, commonly referred to as the two-dimensional electron gas (2DEG). The GaN FET has a barrier layer of III-N semiconductor material including aluminum and nitrogen over the channel layer. The GaN FET

further has a p-type gate of III-N semiconductor material including gallium and nitrogen. A bottom surface of the gate, adjacent to the barrier layer, does not extend past a top surface of the barrier layer, located opposite from the channel layer. There is no dielectric layer between the gate and the barrier layer. The GaN FET has a gate-source threshold potential, referred to herein as the threshold potential, between -10 volts and -0.1 volts.

[0010] For the purposes of this description, the term “III-N” refers to semiconductor materials in which group III elements, (e.g., aluminum, gallium and indium, and possibly boron), provide a portion of the atoms in the semiconductor material and nitrogen atoms provide another portion of the atoms in the semiconductor material. Examples of III-N semiconductor materials are gallium nitride, boron gallium nitride, aluminum gallium nitride, indium nitride, and indium aluminum gallium nitride. Terms describing elemental formulas of materials do not imply a particular stoichiometry of the elements. For example, aluminum gallium nitride may be written as AlGa_N, which covers a range of relative proportions of aluminum and gallium.

[0011] It is noted that terms such as top, bottom, over, above, and under may be used in this description. These terms do not limit the position or orientation of a structure or element, but provide spatial relationship between structures or elements. The terms “lateral” and “laterally” refer to directions parallel to a plane of top surface of the channel layer.

[0012] FIG. 1A through FIG. 1K are cross sections of an example semiconductor device 100 including a low threshold depletion mode gallium nitride field effect transistor 102, referred to in this example as the GaN FET 102, depicted in stages of formation. Referring to FIG. 1A, the semiconductor device 100 may be formed on a substrate 104, such as a silicon wafer, a sapphire wafer, or a silicon carbide wafer.

[0013] A buffer layer 106 of one or more layers of III-N semiconductor material may be formed on the substrate 104. In versions of this example in which the substrate 104 is implemented as a silicon wafer or a sapphire wafer, the buffer layer 106 may include a nucleation layer having a stoichiometry that includes aluminum, to match a lattice constant of the substrate 104. The buffer layer 106 may further include sublayers of gallium aluminum nitride with decreasing aluminum content, culminating in an unintentionally doped gallium nitride layer. The buffer layer 106 on silicon or sapphire may be 1 micron to several microns thick. In versions of this example in which the substrate 104 is implemented as a silicon carbide wafer, the buffer layer 106 may be thinner, due to a closer match in lattice constant between gallium nitride and silicon carbide. The buffer

layer 106 may be formed by a buffer metal organic vapor phase epitaxy (MOVPE) process with several operations to form the nucleation layer and sublayers. The buffer layer 106 overlaps an area for the GaN FET 102.

[0014] Referring to FIG. 1B, a channel layer 108 of III-N semiconductor material is formed on the buffer layer 106. The channel layer 108 includes gallium and nitrogen, and may include primarily gallium nitride, with optional trace amounts of other group III elements, such as aluminum or indium. The channel layer 108 may be formed by a channel MOVPE process using a gallium-containing gas reagent and a nitrogen-containing gas reagent, labeled “Ga REAGENT” and “N REAGENT” respectively, in FIG. 1B. The substrate 104 may be heated to 900 °C to 1100 °C during the channel MOVPE process. The gallium-containing gas reagent may be implemented as trimethylgallium or triethylgallium, for example. The nitrogen-containing gas reagent may be implemented as ammonia, hydrazine, or 1,1 dimethylhydrazine, for example. The channel MOVPE process uses a carrier gas, labeled “H₂ CARRIER” in FIG. 1B. The carrier gas may include primarily hydrogen gas, or may include hydrogen with another gas such as nitrogen. The channel layer 108 may be 1 nanometer to 10 nanometers thick, by way of example. In an alternate version of this example, the channel layer 108 may be formed as a last portion of the buffer layer 106. During operation of the GaN FET 102, the channel layer supports a 2DEG.

[0015] Referring to FIG. 1C, an optional high bandgap sublayer 110 of III-N semiconductor material may be formed on the channel layer 108. The high bandgap sublayer 110 includes primarily aluminum and nitrogen, to provide a higher bandgap than a subsequently-formed barrier layer 112, shown in FIG. 1D. In some versions of this example, the high bandgap sublayer 110 may consist essentially of aluminum nitride, with trace amounts of other group III elements, such as gallium.

[0016] The high bandgap sublayer 110 may be formed by a high bandgap MOVPE process using an aluminum-containing gas reagent and a nitrogen-containing gas reagent, labeled “Al REAGENT” and “N REAGENT” respectively, in FIG. 1C. The aluminum-containing gas reagent may be implemented as trimethylaluminum or triethylaluminum, for example. The nitrogen-containing gas reagent may be implemented as ammonia, hydrazine, or 1,1 dimethylhydrazine, as described in reference to forming the channel layer 108. The substrate 104 may be heated to 900 °C to 1100 °C during the high bandgap MOVPE process. The high bandgap MOVPE process uses a carrier gas, labeled “H₂ CARRIER” in FIG. 1C. The carrier gas may

include primarily hydrogen gas, or may include hydrogen with another gas such as nitrogen. The high bandgap sublayer 110 may be 0.5 nanometers to 3 nanometers thick, by way of example. The optional high bandgap sublayer 110, if formed, may improve charge confinement in a subsequently-formed 2DEG 114, shown in FIG. 1D, by providing a deeper quantum well in the channel layer 108, advantageously providing an increased free charge carrier density in the 2DEG 114.

[0017] Referring to FIG. 1D, the barrier layer 112 of III-N semiconductor material is formed over the channel layer 108, on the optional high bandgap sublayer 110, if present. The barrier layer 112 includes aluminum and nitrogen. In one version of this example, the barrier layer 112 may include gallium, at a lower atomic percent than the aluminum. In another version of this example, the barrier layer 112 may have a stoichiometry of $\text{Al}_{0.83}\text{In}_{0.17}\text{N}$, within a few atomic percent, which provides a close lattice match to gallium nitride. In a further version, the barrier layer 112 may include gallium and indium; the gallium may improve uniformity of the indium in the barrier layer 112. The barrier layer 112 may have a thickness of 1 nanometer to 60 nanometers.

[0018] The barrier layer 112 may be formed by a barrier MOVPE process using an aluminum-containing gas reagent and a nitrogen-containing gas reagent, labeled “Al REAGENT” and “N REAGENT” respectively, in FIG. 1D. The aluminum-containing gas reagent may be implemented as trimethylaluminum or triethylaluminum, for example. The nitrogen-containing gas reagent may be implemented as ammonia, hydrazine, or 1,1 dimethylhydrazine, as described in reference to forming the channel layer 108.

[0019] In versions of this example in which the barrier layer 112 includes gallium, the barrier MOVPE process uses a gallium-containing gas reagent, labeled “Ga REAGENT” in FIG. 1D. The gallium-containing gas reagent may be implemented as trimethylgallium or triethylgallium, as described in reference to forming the channel layer 108. In versions of this example in which the barrier layer 112 includes indium, the barrier MOVPE process uses an indium-containing gas reagent, labeled “In REAGENT” in FIG. 1D. The indium-containing gas reagent may be implemented as trimethylindium or triethylindium, for example. The barrier MOVPE process uses a carrier gas, labeled “H₂ CARRIER” in FIG. 1D. The carrier gas may include primarily hydrogen gas, or may include hydrogen with another gas such as nitrogen. The substrate 104 may be heated to 900 °C to 1100 °C during the barrier MOVPE process.

[0020] The barrier layer 112 induces the 2DEG 114 in the channel layer 108 adjacent to the

barrier layer 112. The stoichiometry and thickness of the barrier layer 112 may provide a free charge carrier density of $3 \times 10^{12} \text{ cm}^{-2}$ to $2 \times 10^{13} \text{ cm}^{-2}$, to provide a desired on-state resistance for the GaN FET 102.

[0021] Referring to FIG. 1E, an optional etch stop layer 116, may be formed on the barrier layer 112. The etch stop layer 116 has a higher aluminum content than the barrier layer 112. The etch stop layer 116 may include primarily aluminum nitride semiconductor material. The etch stop layer 116 may be 0.5 nanometers to 3 nanometers thick, and may be formed by an etch stop MOVPE process similar to the high bandgap MOVPE process used to form the high bandgap sublayer 110. The etch stop layer 116 may advantageously reduce or eliminate etching of the barrier layer 112 during a subsequent gate etch process.

[0022] Referring to FIG. 1F, a gate layer 118 of p-type III-N semiconductor material is formed over the barrier layer 112, on the optional etch stop layer 116, if present. The gate layer 118 may include primarily gallium nitride, with magnesium dopant to provide p-type conductivity. In some versions of this example, the gate layer 118 may include other group III elements, such as aluminum or indium, at less than 10 atomic percent.

[0023] The gate layer 118 may be formed by a gate MOVPE process using a gallium-containing gas reagent, a nitrogen-containing gas reagent, and a p-type dopant gas reagent, labeled “Ga REAGENT”, “N REAGENT”, and “Mg REAGENT” respectively, in FIG. 1F. The gallium-containing gas reagent may be implemented as trimethylgallium or triethylgallium, for example. The nitrogen-containing gas reagent may be implemented as ammonia, hydrazine, or 1,1 dimethylhydrazine, as described in reference to forming the channel layer 108. The p-type dopant gas reagent may be implemented as bis(cyclopentadienyl)magnesium, by way of example. Other sources of magnesium-containing gas reagents are within the scope of this example. Further, other implementations of the p-type dopant gas to provide p-type dopants other than magnesium are also within the scope of this example. In versions of this example in which the p-type dopant is implemented as magnesium, the magnesium concentration in the gate layer 118 may be $1 \times 10^{17} \text{ cm}^{-3}$ to $1 \times 10^{20} \text{ cm}^{-3}$, to provide a desired threshold potential for the GaN FET 102.

[0024] In versions of this example in which the gate layer 118 includes aluminum, the gate MOVPE process uses an aluminum-containing gas reagent, labeled “Al REAGENT” in FIG. 1F. The aluminum-containing gas reagent may be implemented as trimethylaluminum or triethylaluminum, as described in reference to forming the barrier layer 112. In versions of this

example in which the gate layer 118 includes indium, the gate MOVPE process uses an indium-containing gas reagent, labeled “In REAGENT” in FIG. 1F. The indium-containing gas reagent may be implemented as trimethylindium or triethylindium, as described in reference to forming the barrier layer 112. The barrier MOVPE process uses a carrier gas, labeled “H₂ CARRIER” in FIG. 1F. The carrier gas may include primarily hydrogen gas, or may include hydrogen with another gas such as nitrogen. The substrate 104 may be heated to 900 °C to 1100 °C during the gate MOVPE process.

[0025] The gate layer 118 may be 5 nanometers to 500 nanometers thick, to provide a desired threshold potential for the GaN FET 102. The gate layer 118 reduces the free charge carrier density in the 2DEG 114 by 25 percent to 99 percent, as a result of the work function of the gate layer 118 reducing the quantum well in the channel layer 108. The 2DEG 114 retains a finite free charge carrier density of electrons after the gate layer 118 is formed.

[0026] Referring to FIG. 1G, a gate mask 120 is formed on the gate layer 118. The gate mask covers an area of the gate layer 118 for a subsequently-formed gate 124, shown in FIG. 1H. In one version of this example, the gate mask 120 may include photoresist, formed directly by a photolithographic process. The gate mask 120 may include organic anti-reflection material such as a bottom anti-reflection coat (BARC) layer under the photoresist. The BARC layer may be patterned after the photolithographic process is completed. In another version of this example, the gate mask 120 may include inorganic hard mask material, such as silicon dioxide or silicon nitride. In a further version, the gate mask 120 may include metal hard mask material, such as nickel. The hard mask material, inorganic or metal, may be patterned by forming a photoresist pattern over the hard mask material, followed by etching the hard mask material using a reactive ion etch (RIE) process using fluorine radicals or an ion milling process. Hard mask material in the gate mask 120 may provide improved control of the lateral dimension of the gate 124.

[0027] Referring to FIG. 1H, a gate etch process 122 removes the gate layer 118 where exposed by the gate mask 120, leaving the gate layer 118 under the gate mask 120 to form the gate 124. The gate etch process 122 may be performed in an inductively coupled plasma (ICP) etcher, which generates a plasma containing chemically reactive neutral species, ions, and electrons. The gate etch process 122 includes a chemical etchant species, a physical etchant species, and an aluminum passivating species. The chemical etchant species may be implemented as chlorine radicals, labeled “Cl” in FIG. 1H, or bromine radicals, for example. The chlorine radicals may be provided

by chlorine gas, silicon tetrachloride, boron trichloride, or a combination thereof. The bromine radicals may be provided by boron tribromide, for example.

[0028] The physical etchant species may be implemented by one or more ion species. Examples of the physical etchant species include fluorine ions, noble gas ions such as argon ions or helium ions, and oxygen ions. Other ion species in the physical etchant species are within the scope of this example. The fluorine ions may be provided by silicon hexafluoride, carbon tetrafluoride, or nitrogen trifluoride, for example. The noble gas ions may be provided by argon gas or helium gas. The oxygen ions may be provided by oxygen gas or carbon monoxide gas, for example. The physical etchant species are labeled “P” in FIG. 1H, to denote the physical etchant species, and may include a plurality of ion species.

[0029] The aluminum passivating species may be implemented as oxygen radicals, labeled “O” in FIG. 1H, or fluorine radicals. The oxygen radicals may be provided by oxygen gas. The fluorine radicals may be provided by silicon hexafluoride, carbon tetrafluoride, or nitrogen trifluoride, for example.

[0030] The chemical etchant species binds to gallium atoms and nitrogen atoms in the gate layer 118. The physical etchant species impacts the gate layer 118 and imparts sufficient energy to facilitate separation of the gallium atoms and nitrogen atoms that are bound to the chemical etchant species from the gate layer 118. The gallium atoms and nitrogen atoms that are separated from the gate layer 118 are removed by the ICP etcher. The ICP etcher has a first power supply for forming a plasma which generates the chemical etchant species, the physical etchant species, and the aluminum passivating species, and a second power supply to independently control a potential difference between the plasma and the substrate 104. The first power supply may be operated at a power of 250 watts to 500 watts, for a 150 millimeter wafer, by way of example. The second power supply may be adjusted to operate initially at 20 watts to 100 watts, to provide an impact energy of the physical etchant species sufficient to facilitate separation of the gallium atoms and nitrogen atoms from the gate layer 118. As the gate etch process 122 nears completion, the power level of the second power supply may be reduced, to 20 watts to 50 watts to reduce the energy provided for chemical reactions, which reduces removal of aluminum more significantly than removal of gallium, thus providing etch selectivity. Reducing the power level of the second power supply may thus decrease an etch rate of the etch stop layer 116, if present, or the barrier layer 112 if the etch stop layer 116, is not present, relative to the gate layer 118, because the gate layer 118

includes more gallium and less aluminum than the etch stop layer 116 and the barrier layer 112.

[0031] The gate etch process 122 may be performed at a pressure 10 millitorr to 50 millitorr, to improve the etching selectivity. The aluminum passivating species further improves the etching selectivity by combining preferentially with aluminum in the etch stop layer 116, if present, or in the barrier layer 112 if the etch stop layer 116, is not present, minimizing the sites available for the chemical etchant species to react with the gallium and nitrogen. Thus, the gate etch process 122 may remove the gate layer 118 completely where exposed by the gate mask 120, without removing a significant amount of the etch stop layer 116 or the barrier layer 112. FIG. 1H depicts the gate etch process 122 partway to completion.

[0032] The 2DEG 114 includes a channel region 126 under the gate 124. As the gate layer 118 is removed, the free charge carrier density in the channel region remains at the low value described in reference to FIG. 1F, because the thickness of the gate layer 118 remains constant in the gate 124.

[0033] The 2DEG 114 includes access regions 128 adjacent to the channel region 126. As the gate layer 118 is removed, the free charge carrier density in the 2DEG 114 increases in the access regions 128, because the thickness of the gate layer 118 is decreasing outside of the gate 124.

[0034] The 2DEG 114 includes a source region 130 in an area for a source of the GaN FET 102. The source region 130 is laterally separated from the channel region 126 by one of the access regions 128. The 2DEG 114 includes a drain region 132 in an area for a drain of the GaN FET 102. The drain region 132 is laterally separated from the channel region 126 by another of the access regions 128, and is located opposite from the source region 130.

[0035] Referring to FIG. 1I, the gate etch process 122 may be continued in an overetch step, after the gate layer 118 is removed outside of the gate 124. Reducing the power level of the second power supply and providing the aluminum passivating species may advantageously enable complete removal of the gate layer 118 across the substrate 104, despite variations in thickness of the gate layer 118 across the substrate 104, without removing a significant amount of the etch stop layer 116 or the barrier layer 112.

[0036] The free charge carrier density of the 2DEG 114 in the access regions 128 may increase to a value comparable to the free charge carrier density before the gate layer 118 was formed. The free charge carrier density of the 2DEG 114 in the access regions 128 may be $3 \times 10^{12} \text{ cm}^{-2}$ to $2 \times 10^{13} \text{ cm}^{-2}$, to provide the desired on-state resistance for the GaN FET 102. The channel region 126

of the 2DEG 114 retains a non-zero density of electrons, 1 percent to 75 percent of the free charge carrier density of the 2DEG 114 in the access regions 128.

[0037] The gate mask 120 is subsequently removed. Photoresist and other organic material in the gate mask 120 may be removed by an oxygen plasma process, a wet etch process, or a combination of both. Inorganic hard mask material in the gate mask 120 may be removed by an RIE process using fluorine radicals or a wet etch process, using an aqueous solution of hydrofluoric acid, for example. Metal in the gate mask 120 may be removed by a wet etch process using a combination of nitric acid, acetic acid and sulfuric acid, or a solution of ferric chloride.

[0038] The gate etch process 122 and removal of the gate mask 120 may remove an insignificant amount from the gate layer 118 from the gate 124, or may remove none of the gate layer 118 from the gate 124, so that the gate 124 may be 5 nanometers to 500 nanometers thick.

[0039] Referring to FIG. 1J, a dielectric layer 134 may be formed over the barrier layer 112 adjacent to the gate 124. The dielectric layer 134 may include one or more sublayers of silicon dioxide, silicon nitride, aluminum oxide, or any combination thereof. The dielectric layer 134 may be formed by one or more low pressure chemical vapor deposition (LPCVD) processes, plasma enhanced chemical vapor deposition (PECVD) processes, high density plasma (HDP) processes, or atomic layer deposition (ALD) processes, by way of example. The dielectric layer 134 may advantageously protect the barrier layer 112 from physical or chemical degradation. The dielectric layer 134 may extend over the gate 124, as depicted in FIG. 1J.

[0040] A bottom surface 136 of the gate 124, adjacent to the barrier layer 112, does not extend past a top surface 138 of the barrier layer 112, located opposite from the channel layer 108, advantageously enabling the GaN FET 102 to be formed without a gate recess etch, which would increase fabrication cost and complexity. The GaN FET is free of any dielectric material between the gate 124 and the barrier layer 112, advantageously enabling the GaN FET 102 to be formed without forming a gate dielectric layer, which would also increase fabrication cost and complexity. The GaN FET is free of III-N semiconductor material adjacent to the gate 124, extending above the bottom surface 136 of the gate 124, advantageously enabling the GaN FET 102 to be formed without forming a barrier regrowth layer, which would further increase fabrication cost and complexity.

[0041] Referring to FIG. 1K, a gate contact 140 is formed through the dielectric layer 134, contacting the gate 124. The gate contact 140 may be aligned with an opening through the

dielectric layer 134, as depicted in FIG. 1K, or may extend partway over the dielectric layer 134 around the opening. A source contact 142 is formed through the dielectric layer 134 and the barrier layer 112, contacting the 2DEG 114 at the source region 130. A drain contact 144 is formed through the dielectric layer 134 and the barrier layer 112, contacting the 2DEG 114 at the drain region 132. The gate contact 140, the source contact 142, and the drain contact 144 are electrically conductive, and may include one or more metals, such as titanium, tungsten, or aluminum, or may include other electrically conductive material such as carbon nanotubes or graphene.

[0042] During operation of the GaN FET 102, a positive voltage bias is applied to the drain contact 144 with respect to the source contact 142, while a negative voltage bias is applied to the gate contact 140 with respect to the source contact 142. The negative voltage bias that is applied to the gate contact 140 is sufficiently negative that the free charge carrier density of electrons in the channel region 126 of the 2DEG 114 is essentially zero. For example, the free charge carrier density of electrons in the channel region 126 is at least four orders of magnitude less than the free charge carrier density of electrons in the access regions 128 of the 2DEG 114. The gate 124 is said to be biased below threshold. Because the free charge carrier density of electrons in the channel region 126 is essentially zero, essentially no current (e.g., less than 10 microamps per micron of width of the channel region 126) flows from the drain contact 144 through the GaN FET 102 to the source contact 142. The GaN FET 102 is in an off state when the gate 124 is biased below threshold.

[0043] During operation of the GaN FET 102, the voltage bias applied to the gate contact 140 is increased above the threshold potential, which is between -10 volts and -0.1 volts, causing electrons to accumulate in the channel region 126. The gate 124 is said to be biased above threshold. Applying a positive voltage bias to the drain contact 144 with respect to the source contact 142, while the gate 124 is biased above threshold, results in current flowing from the drain contact 144 through the GaN FET 102 to the source contact 142. The GaN FET 102 is in an on state when the gate 124 is biased above threshold. Having the threshold potential between -10 volts and -0.1 volts may advantageously enable use of a smaller driver to apply the bias voltage to the gate contact 140 compared to a driver required for a GaN FET with a threshold potential between -50 volts and -20 volts, for example.

[0044] FIG. 2 is a top view and FIG. 3 is a circuit schematic of an example semiconductor device 200 that includes a low threshold depletion mode gallium nitride field effect transistor 202, referred

to in this example as the GaN FET 202, and a silicon metal oxide semiconductor field effect transistor (MOSFET) 246 connected in series to the GaN FET 202. The semiconductor device 200 may optionally include a driver integrated circuit (IC) 248 connected to the GaN FET 202 and the MOSFET 246. The semiconductor device 200 may be in a quad flatpack no-leads (QFN) package, as depicted in FIG. 2, or may be packaged in another package type. Encapsulation material 250 is removed from over the GaN FET 202, the MOSFET 246, and the driver IC 248 in FIG. 3. The semiconductor device 200 has external leads 252 that provide connections to external components, not shown. Drain contacts 244 of the GaN FET 202 are connected to drain leads 252a of the external leads 252 by wire bonds 254. Source contacts 242 of the GaN FET 202 are connected to drain terminals 256 of the MOSFET 246 by additional wire bonds 254. Source terminals 258 of the MOSFET 246 are connected to source leads 252b of the external leads 252 by further wire bonds 254. In this example, the driver IC 248 may be connected to a gate contact 240 of the GaN FET 202 and to a gate terminal 260 of the MOSFET 246. Alternatively, the gate terminal 260 of the MOSFET 246 may be connected to one of the external leads 252. Input terminals 262 of the driver IC 248 are connected to control leads 252c of the external leads 252 by further wire bonds 254.

[0045] The GaN FET 202 has a structure as shown in FIG. 1K, and has a threshold potential between -10 volts and -0.5 volts. During operation of the semiconductor device 200, the MOSFET 246 operates at a drain-source potential difference corresponding to a magnitude of the threshold potential of the GaN FET 202. Having the threshold potential between -10 volts and -0.5 volts enables a smaller size for the MOSFET 246 compared to a comparable semiconductor device with a GaN FET having a threshold potential between -50 volts and -20 volts. As an example, the MOSFET 246 may be 2 to 5 times smaller than MOSFET required for a GaN FET having a threshold potential of -30 volts. Having the smaller size for the MOSFET 246 may advantageously provide a lower cost for the semiconductor device 200.

[0046] While various embodiments of this description have been described above, they have been presented by way of example only and not limitation. Numerous changes to the described embodiments can be made in accordance with the description herein without departing from the spirit or scope of the description. Thus, the breadth and scope of the present invention are not limited by any of the above described embodiments. Rather, the scope of the description is defined in accordance with the following claims and their equivalents.

CLAIMS

What is claimed is:

1. A semiconductor device, comprising:
 - a depletion mode gallium nitride field effect transistor (GaN FET), including:
 - a channel layer of III-N semiconductor material, the channel layer including gallium and nitrogen;
 - a barrier layer of III-N semiconductor material over the channel layer, the barrier layer including aluminum and nitrogen;
 - a gate of III-N semiconductor material over the barrier layer, the gate being p-type, the gate including gallium and nitrogen;
 - a source contacting the channel layer; and
 - a drain contacting the channel layer; wherein:
 - a bottom surface of the gate, adjacent to the barrier layer, does not extend past a top surface of the barrier layer, the top surface being located opposite from the channel layer;
 - the GaN FET is free of a dielectric layer between the gate and the barrier layer; and
 - the GaN FET has a gate-source threshold potential of -10 volts to -0.5 volts.
2. The semiconductor device of claim 1, wherein the barrier layer has a thickness of 1 nanometer to 60 nanometers.
3. The semiconductor device of claim 1, wherein the barrier layer includes gallium.
4. The semiconductor device of claim 1, wherein the barrier layer include indium.
5. The semiconductor device of claim 1, wherein the channel layer has a two-dimensional electron gas (2DEG) with a free charge carrier density of $3 \times 10^{12} \text{ cm}^{-2}$ to $2 \times 10^{13} \text{ cm}^{-2}$.
6. The semiconductor device of claim 1, wherein the gate is 5 nanometers to 500 nanometers thick.
7. The semiconductor device of claim 1, wherein the gate has a magnesium concentration of $1 \times 10^{17} \text{ cm}^{-3}$ to $1 \times 10^{20} \text{ cm}^{-3}$.
8. The semiconductor device of claim 1, wherein the GaN FET further includes a high bandgap sublayer between the channel layer and the barrier layer, the high bandgap sublayer including primarily aluminum and nitrogen, the high bandgap sublayer being 0.5 nanometers to 3 nanometers thick.
9. The semiconductor device of claim 1, wherein the GaN FET further includes an etch stop

layer between the barrier layer and the gate, the etch stop layer having a higher aluminum content than the barrier layer, the etch stop layer being 0.5 nanometers to 3 nanometers thick.

10. The semiconductor device of claim 1, wherein the GaN FET further includes a dielectric layer over the barrier layer between the gate and the source, and between the gate and the drain.

11. A method of forming a semiconductor device, comprising:

forming a channel layer of III-N semiconductor material of a depletion mode gallium nitride field effect transistor (GaN FET), the channel layer including gallium and nitrogen;

forming a barrier layer of III-N semiconductor material over the channel layer, the barrier layer including aluminum and nitrogen;

forming a gate layer of III-N semiconductor material over the barrier layer, the gate layer being p-type, the gate layer including gallium and nitrogen, wherein a bottom surface of the gate layer, adjacent to the barrier layer, does not extend past a top surface of the barrier layer, the top surface being located opposite from the channel layer, wherein the GaN FET is free of a dielectric layer between the gate layer and the barrier layer;

forming a gate mask on the gate layer, the gate mask covering the gate layer over an area for a gate of the GaN FET;

removing the gate layer where exposed by the gate mask to form the gate; and

removing the gate mask.

12. The method of claim 11, wherein the barrier layer has a thickness of 1 nanometer to 60 nanometers.

13. The method of claim 11, wherein forming the barrier layer includes using a gallium-containing gas reagent, so that the barrier layer includes gallium.

14. The method of claim 11, wherein forming the barrier layer includes using an indium-containing gas reagent, so that the barrier layer includes indium.




15. The method of claim 11, wherein the gate layer is 5 nanometers to 500 nanometers thick.



16. The method of claim 11, wherein forming the gate layer includes using a magnesium-containing gas reagent, so that the gate layer has a magnesium concentration of $1 \times 10^{17} \text{ cm}^{-3}$ to $1 \times 10^{20} \text{ cm}^{-3}$.



17. The method of claim 11, wherein removing the gate layer where exposed by the gate mask is performed using an inductively coupled plasma (ICP) process using chlorine ions and argon ions.

18. The method of claim 17, wherein the ICP process uses oxygen ions.
19. The method of claim 11, further including forming etch stop layer over the barrier layer, prior to forming the gate layer, the etch stop layer having a higher aluminum content than the barrier layer, the etch stop layer being 0.5 nanometers to 3 nanometers thick.
20. The method of claim 11, further including forming a dielectric layer over the top surface of the barrier layer, adjacent to the gate, after removing the gate mask.



1/6











4/6





6/6



INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 2021/061061

A. CLASSIFICATION OF SUBJECT MATTER

H01L 29/00 (2006.01)**H01L 21/363 (2006.01)**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 21/363, 29/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

PatSearch (RUPTO internal), USPTO, PAJ, Esp@cenet, Information Retrieval System of FIPS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	RU 2646536 C1 (FEDERALNOE GOSUDARSTVENNOE BYUDZHETNOE OBRAZOVATELNOE UCHREZHDENIE VYSSHEGO OBRAZOVANIYA "MOSKOVSKIY GOSUDARSTVENNIY TEKHNIЧЕСКИЙ УНИВЕРСИТЕТ ИМЕНИ Н.Е. БАУМАНА (НАЦИОНАЛЬНЫЙ ИССЛЕДОВАТЕЛЬСКИЙ УНИВЕРСИТЕТ)") 05.03.2018, p. 3, lines 43-46, p. 4, lines 10-15, p. 5, lines 1-25	1-20
Y	US 2015/0014699 A1 (SEOUL SEMICONDUCTOR) 15.01.2015, paragraphs [0008], [0012], [0032], [0035], [0036], [0045], [0046]	1-20
Y	US 2010/0133441 A1 (AUROLA ARTTO) 03.06.2010, paragraphs [0021], [0150]	1-20
Y	RU 140462 U1 (OTKRYTOE AKTSIONERNOE OBSHESTVO "NAUCHNO-PROIZVODSTVENNOE PREDPRIYATIE "PULSAR") 10.05.2014, p. 6, lines 35-45, p. 7, lines 1-20, p.3, lines 25-35	2, 6, 9, 10, 12, 15
Y	WO 2015/136218 A1 (OMMIC) 17.09.2015, p. 7, lines 10-17, p.8, lines 5-20, p. 9, lines 10-20	4, 14, 18



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"D" document cited by the applicant in the international application	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"E" earlier document but published on or after the international filing date	"&" document member of the same patent family
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

05 March 2022 (05.03.2022)

Date of mailing of the international search report

17 March 2022 (17.03.2022)

Name and mailing address of the ISA/RU:
Federal Institute of Industrial Property,
Berezhkovskaya nab., 30-1, Moscow, G-59,
GSP-3, Russia, 125993
Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37

Authorized officer

I. Nikolaev

Telephone No. (495) 531-64-81