

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
1 October 2009 (01.10.2009)

(10) International Publication Number
WO 2009/120682 A2

(51) International Patent Classification:
H04N 5/44 (2006.01)

woon [KR/KR]; Raemian Apt 109-1403, Gisan-dong, Hwaseong-si, Gyeonggi-do (KR).

(21) International Application Number:
PCT/US2009/038077

(74) Agent: **KIM, Elizabeth, E.**; McDermott Will & Emerz LLP, 28 State Street, Boston, MA 02109 (US).

(22) International Filing Date:
24 March 2009 (24.03.2009)

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
12/057,051 27 March 2008 (27.03.2008) US

(71) Applicant (for all designated States except US): **SYNER-CHIP CO., LTD.** [—/US]; c/o Synerchip Usa Corp., 845 Stewart Drive, Suite D, Sunnyvale, CA 94085 (US).

(72) Inventors; and

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(75) Inventors/Applicants (for US only): **LEE, Dongyun** [US/US]; 5039 Lassen Avenue, San Jose, CA 95129 (US). **HAHN, John** [US/US]; 905 Loyola Drive, Los Altos, CA 94024 (US). **LEE, Bong-joon** [KR/KR]; 903, Dae-young Offcetel, 974-5 Bong-cheon 10-dong, Kwanak-gu, Seoul (KR). **LEE, David** [US/US]; 890 Robb Road, Palo Alto, CA 94306 (US). **KIM, Byoung-**

[Continued on next page]

(54) Title: BI-DIRECTIONAL DIGITAL INTERFACE FOR VIDEO AND AUDIO (DIIVA)




FIG. 2

(57) Abstract: A communication system, comprising a first node, a second node, a serial communication link between the first node and the second node, configured to transmit digital video data from the first node to the second node over one or more video channels of the link. The communication system further including a hybrid link between the first node and the second node, wherein the first node and the second node are configured to transmit at least one stream of data to the other through a hybrid channel over the hybrid link. In the communication system, the bandwidth of the serial communication link is scaled according to a video pixel frequency. Further, the initial locking of the serial communication link is aided by clock information delivered over the hybrid link.

WO 2009/120682 A2

Published:

- *without international search report and to be republished upon receipt of that report (Rule 48.2(g))*

BI-DIRECTIONAL DIGITAL INTERFACE FOR VIDEO AND AUDIO (DiiVA)

BACKGROUND

[00001] In the present disclosure, methods and systems are described for connecting and adding greater functionality to electronic devices. Previous standards in digital connectivity enabled transfer of protected uncompressed video and audio data from a source device (e.g., a DVD player) to a sink device (e.g., a TV) in a unidirectional path. FIG. 1 illustrates a system wherein is shown a video channel 106 for carrying video data from an HDMI Source device 102 to an HDMI sink device 104. Also shown is an HDMI control channel 108. Systems and methods typically using TMDS or TMDS-like serial links send encoded video data from a transmitter (HDMI Source 102 in FIG. 1) to a receiver (HDMI Sink 104 in FIG. 1) over video channels 106 during active video periods, encoded audio data during active audio periods, and encoded control data during active control periods of the same video channels. In systems as illustrated in FIG. 1, the HDMI Control Channel 108 is an under utilized very low bandwidth channel, and cannot be used to send additional user data like audio data, video data, or/and bulk user data. It would thus be desirable to have the use of a high bandwidth channel in addition to the illustrated video channel. Embodiments described in the current disclosure allow for the usage of an additional high bandwidth channel that operates bi-directionally, but without the need to increase the number of circuits or connections.

[00002] In systems as illustrated in FIG. 1, a pixel clock is transmitted over a separate clock channel in the TMDS link. FIG. 3 illustrates a conventional video data transmission through a TMDS encoder and decoder, along with a separate, dedicated clock channel. By embedding the clock signal of the clock channel in the video data channel or channels, the design would free up the conventional clock channel in conventional systems to provide an additional channel for bi-directional data transfer.

[00003] Embodiments of the present disclosure disclose a system and method of a high-speed hybrid channel that can carry compressed video, high quality audio, content protection, control signals, and data packets in both directions, i.e. from source to sink and sink to source. Embodiments described disclose both a unique physical and logical layer making it a stand-alone complete standard. Additionally, it would be desirable to have a system that can be made backwards compatible with other existing standards such as HDMI, DVI, and DisplayPort. The embodiments described can be made compatible to other standards such as HDMI, DVI, and DisplayPort.

SUMMARY

[00004] An embodiment includes a communication system, comprising a first node, a second node, a serial communication link between the first node and the second node, configured to

transmit digital video data from the first node to the second node over one or more video channels of the link; and a hybrid link between the first node and the second node, wherein the first node and the second node are configured to transmit at least one stream of data to the other through a hybrid channel over the hybrid link. In one embodiment of the communication system the bandwidth of the serial communication link is scaled according to a video pixel frequency. Further, the initial locking of the serial communication link is aided by clock information delivered over the hybrid link.

[00005] Another embodiment includes, in a communication system, a hybrid link between a first node and a second node for transmitting and receiving clock signals and data packets, the said hybrid link comprising a bi-directional channel coupled between the first node and the second node, a first transceiver in the first node, a second transceiver in the second node, wherein the hybrid link delivers the clock signal to aid synchronization between the first node and the second node and wherein the hybrid link delivers the data packet after the synchronization is established.

[00006] Another embodiment includes a communication node configured to be coupled to a serial communication link having at least one video channel and a hybrid channel having at least one sub-channel, the communication node comprising an input coupled to receive video data and a clock signal or signals from a video system, a hybrid channel interface coupled to receive and transmit user and application data to and from a user and application sub-system, video outputs configured to be coupled to the serial communication link, wherein the clock signal or signals are embedded with video data in the serial communication link, and circuitry coupled between the outputs and each said input and interface, and configured to generate video data and user and application data, wherein the video data is transmitted through the serial communication link, and the user and application data is transmitted through a general purpose data channel in the hybrid link.

[00007] Yet another embodiment includes a communication node configured to be coupled to a serial communication link having at least one video channel and a hybrid channel having at least one sub-channel, the communication node comprising: an input configured to be coupled to the serial communication link, to receive video data, including a clock signal or signals embedded in the video data, a hybrid channel interface coupled to receive and transmit user and application data to and from a user and application sub-systems, a video output for asserting video data received from the serial communication link, and circuitry, coupled between said input and each said interface and video output, and configured to recover a pixel clock from the video data, wherein the received video data is asserted to the video output, and the user and application data is transmitted through a general purpose data channel in the hybrid link.

[00008] Yet another embodiment includes, in a communication system, a method of communication comprising transmission of digital video data from a first node to a second node over one or more video channels of a serial communication link, transmission of at least one stream of supporting data between the first and the second node over a hybrid link, and scaling the bandwidth of the serial communication link according to a video pixel frequency.

[00009] Still another embodiment includes in a communication system, a method for transmitting and receiving a clock signal and data packet over a hybrid link between a first and second node, the said method comprising delivering, through the hybrid link, the clock signal, to aid synchronization between the first node and the second node such that the hybrid link delivers the data packet after the synchronization is established.

BRIEF DESCRIPTION OF THE DRAWINGS

[00010] FIG. 1 illustrates a conventional HDMI system.

[00011] FIG. 2 illustrates a high level embodiment of the present disclosure.

[00012] FIG. 3 illustrates a uni-directional video data transmission through a TMDS encoder and decoder, along with a separate, dedicated clock channel.

[00013] FIG. 4 illustrates an embodiment wherein a Link clock is embedded in the video channel between the Link encoder and Link decoder, and wherein the additional, available clock channel is used for bi-directional data transceiving.

[00014] FIG. 5 illustrates an embodiment wherein a hybrid bi-directional channel incorporates virtual switching for multiple sub-channels.

[00015] FIGS. 6a-6d illustrate change of flow direction of data between a Source and Sink depending upon the amount of data involved and its direction of flow.

[00016] FIG. 7a is a Hybrid Channel Source state diagram.

[00017] FIG. 7b is a Hybrid Channel Sink state diagram.

[00018] FIG. 8 illustrates a detailed diagram of a transmitter device according to an embodiment, which transmitter device is connected to a video transmitting system, an audio receiving and transmitting system, and a command and data sub-channel controller, and transmits data to a connected receiver device.

[00019] FIG. 9 illustrates a detailed diagram of a receiver device according to an embodiment, which receiver device is connected to the transmitter device of FIG. 8, and to a video receiving system, an audio receiving and transmitting system, and a command and data sub-channel controller.

[00020] FIG. 10 illustrates a detailed embodiment of a complete system and method, in accordance with one embodiment of the present disclosure.

DETAILED DESCRIPTION

[00021] In following the conventions of previously established display interface standards, we will have 3 classes of Digital Interface for Video and Audio (DiiVA) devices.

[00022] **Source:** Devices which transmit a video (and audio, if applicable) signal. Source devices may enforce content protection if required. These devices may or may not have storage capability. Some examples include:

[00023] DVD players (both standard definition and high definition)

[00024] Digital video recorders

[00025] Set top boxes

[00026] Desktop and laptop computers

[00027] Digital video and image capture devices such as camcorders and cameras

[00028] Multimedia mobile phones

[00029] **Sink:** Devices which receive a video (and audio, if applicable) signal. A Display is defined as a special type of Sink. Examples include:

[00030] TVs

[00031] PC monitors

[00032] Home stereo systems

[00033] **Repeater:** Any device which includes a Source and Sink function as well as a re-transmission function between the Sink (input) and Source (output) and is software transparent. Examples include:

[00034] AV Receivers

[00035] Input Selectors/Switches

[00036] At any given time, a DiiVA cluster of devices will have one master device (typically a TV or Monitor) and several member devices that are under the master device's control. This above list of Source, Sink, and Repeater devices is intended to impart a general understanding of the device types that are expected or available in the market. Other devices and variants are possible as would be apparent to one skilled in the art. A DiiVA device may have more than one DiiVA input or output. In this case, each DiiVA input on a device shall follow all the rules for a DiiVA Sink and each DiiVA output shall follow all the rules for a DiiVA Source.

[00037] FIG. 1 illustrates a conventional prior art HDMI system, wherein the system comprises an HDMI Source 102, an HDMI Sink 104, a uni-directional HDMI Video Link 106 comprising channels for transmitting video data, and an HDMI control facility 108. FIG. 3 illustrates a prior art uni-directional video data transmission through a TMDS encoder and decoder, along with a separate, dedicated clock channel. The TMDS encoder 302 transmits forward video packets through transmission buffers 306. The TMDS decoder receives transmitted forward video packets through receiver buffers 308. A separate clock channel transmits and receives TMDS clock signals 314 through buffers 310 and 312 respectively.

[00038] FIG. 2 illustrates a high level embodiment of the present disclosure. An embodiment includes a communication system, comprising a first node 202 (DiiVA Source), a second node 204 (DiiVA Sink), a serial communication link 206 between the first node and the second node, configured to

transmit digital video data from the first node to the second node over one or more video channels of the link. The embodiment further includes a hybrid link 208 between the first node and the second node, wherein the first node and the second node are configured to transmit at least one stream of data to the other through a hybrid channel over the hybrid link. In one embodiment of the communication system the bandwidth of the serial communication link is scaled according to a video pixel frequency. Further, the initial locking of the serial communication link is aided by clock information delivered over the hybrid link. The hybrid link further comprises a hybrid channel or channels which includes a reference clock for the serial communication link, an audio sub-channel for digital audio streaming, a command sub-channel for content protection, consumer electronics control and other control commands, and a data sub-channel for user data transfers.

[00039] FIG. 4 illustrates an embodiment wherein a clock is embedded in the video channel between the encoder and decoder, and wherein the additional, available clock channel is used for bi-directional transmission and receiving of data. Contrasted with the system illustrated in FIG. 3, the TMDS clock 314 in the system illustrated in FIG. 3 is replaced by the Link Clock 414 in the embodiment illustrated in FIG. 4, and is embedded in the video data channel, with forward and backward data packets sent through an additional channel (FIG. 4).

[00040] In an embodiment, the hybrid channel is a high-speed half-duplex channel, made logically a full-duplex bi-directional channel by alternating the direction of transmission. In the embodiment, the audio sub-channel, the command sub-channel and the data sub-channel are time multiplexed over the hybrid channel. The circuitry in the hybrid channel is clocked by the reference clock when the hybrid channel is assigned to the reference clock. The circuitry in the hybrid channel is clocked by the recovered clock from the serial communication channel when the hybrid channel is assigned to other than the reference clock. Additionally, in an alternative embodiment, circuitry in the hybrid channel is clocked by local oscillators when the hybrid channel is assigned to other than the reference clock. In one embodiment the hybrid channel further comprises a lock detection circuit on the second node and a switch that switches between the reference clock and the sub-channels.

[00041] FIG. 5 illustrates an embodiment wherein a hybrid bi-directional channel incorporates virtual switching for multiple sub-channels. The switch 502, 504 is essentially a virtual switch that arbitrates between the audio sub-channel, the command sub-channel, and the data sub-channel. In one embodiment, the switch arbitrates between the sub-channels such that audio data through the audio sub-channel is given the highest priority, command and control data through the command sub-channel is given the next highest priority, and user or bulk data through the data sub-channel is given the lowest priority. Also, the serial communication link has a clock embedded in one or more video data channels of the link.

[00042] Referring back to FIG. 4, in one embodiment the serial communication link uses an IBM 8B10B channel coding 402 wherein a clock channel is embedded within a digital video data channel 418, 420, and wherein the transmitter is configured to transmit a pixel clock in the

embedded clock channel. In one embodiment, the serial communication link employs a TMDS channel coding wherein the clock channel is embedded within the digital video data channel, and wherein the first node is configured to transmit the pixel clock in the embedded clock channel. In the hybrid channel of one embodiment, the data is transmitted in packets of varying sizes and flow direction between the first node and the second node changes after every packet transfer.

[00043] FIGS. 6a-6d illustrate change of flow direction of data in the hybrid channel between a Source and Sink depending upon the amount of data involved and its direction of flow. FIG. 6a illustrates a scenario wherein neither the Source nor Sink has any data to transfer to the other side. FIG. 6b illustrates a scenario wherein the Source has a little data (e.g., Audio SC) to transfer and the Sink has no data to transfer. FIG. 6c illustrates a scenario wherein the Source has a little data (e.g., Audio SC) to transfer and Sink has a lot of data (e.g., Data SC) to transfer. And FIG. 6d illustrates a scenario wherein the Source has a lot of data (e.g., Audio SC and Data SC) to transfer and the Sink also has a lot of data (e.g., Data SC) to transfer. In one embodiment, packet transfer timing parameters are as follows:

Screen Size = 1920 x 1080p @ 60Hz

A horizontal line time = 15 us (= 1/ [1080 x 60])

TMDS Clock = 148.5 MHz

H-CH Bit Rate = 1.5 Gbps

Propagation delay (25m cable) = 0.13 us

Preamble time (500 training bits) = 500 x 0.67 ns = 0.33 us

A 0-byte packet time = (10+ 0) x 10 x 0.67 ns = 0.1 us

A 128-byte packet time = (10+ 128) x 10 x 0.67 ns = 0.9 us

A 2048-byte packet time = (10+2048) x 10 x 0.67 ns = 13.8 us

Worst Time between sending packets = 2 x(0.13 + 0.33 + 13.8) = 28.5 us

[00044] FIG. 7a is a self-explanatory Hybrid Channel Source state diagram, further illustrating packet flow control. Essentially, when the Source is in sender mode and there is data to be sent, a data packet is sent across to the sink device. If on the other hand, there is no data to be sent, the Source sends across an IDLE packet. Then the source enters receiver mode, wherein either a packet is received, or if no packet is received for a specified period of time, the Source once again enters sender mode. Similarly, FIG. 7b is a self-explanatory Hybrid Channel Sink state diagram further illustrating packet flow control. When the Sink is in receiver mode it receives a packet after which it enters sender mode. In sender mode, the Sink either sends a packet of data or if there is no data to be sent, it sends an IDLE packet before once again entering receiver mode. Note that when neither the

Source nor the Sink needs to send or receive packets, an IDLE packet is sent from one side to the other.

[00045] One embodiment of a communication system includes a hybrid link between a first node and a second node for transmitting and receiving a clock signal or signals and a data packet, the said hybrid link comprising a bi-directional channel coupled between the first node and the second node, a first transceiver in the first node, a second transceiver in the second node, wherein the hybrid link delivers the clock signal to aid synchronization between the first node and the second node wherein the hybrid link delivers the data packet after the synchronization is established. Additionally, the data packet is/are a plurality of data packets, and the packet types comprise audio, command, and user bulk data packets.

[00046] FIG. 8 illustrates a detailed diagram of a transmitter device according to an embodiment, which transmitter device is connected to a video transmitting system, an audio receiving and transmitting system, and a command and data sub-channel controller, and transmits data to a connected receiver device. The illustrated embodiment includes a communication node 202 configured to be coupled to a serial communication link having at least one video channel 808, 810, 812, and a hybrid channel 824 having at least one sub-channel, the communication node comprising an input coupled to receive video data and a clock signal or signals from a video system 802, a hybrid channel interface coupled to receive and transmit user and application data to and from a user and application sub-system 814, 816, 818, video outputs 804, 806 configured to be coupled to the serial communication link, wherein the clock signal or signals are embedded with video data in the serial communication link, and circuitry coupled between the outputs and each said input and interface, and configured to generate video data and user and application data, wherein the video data is transmitted through the serial communication link, and the user and application data is transmitted through a general purpose data channel in the hybrid link. The user and application data includes audio data transmitted and received by an audio system 814 and 816 respectively, command and control data transmitted and received by a command/data sub-channel controller 818, and user bulk data (not shown).

[00047] FIG. 9 illustrates a detailed diagram of a receiver device according to an embodiment, which receiver device is connected to the transmitter device of FIG. 8, and to a video receiving system, an audio receiving and transmitting system, and a command and data sub-channel controller. The illustrated embodiment includes a communication node 204 configured to be coupled to a serial communication link having at least one video channel 808, 810, 812, and a hybrid channel 824 having at least one sub-channel, the communication node comprising an input configured to be coupled to the serial communication link, to receive video data, including a clock signal or signals embedded in the video data. The communication node further comprises a hybrid channel interface 908, 910, coupled to receive and transmit user and application data to and from user and application sub-systems. Additionally provided is a video output 902, 904 for asserting video data received from

the serial communication link, circuitry coupled between said input and each said interface and video output, and configured to recover a pixel clock from the video data, wherein the received video data is asserted to the video output, and the user and application data is transmitted through a general purpose data channel in the hybrid link. The user and application data includes audio data transmitted and received by an audio system 912, 914, command/control data transmitted and received by a command/control data sub-channel controller 916, and bulk data (not shown).

[00048] An embodiment includes, in a communication system, a method of communication comprising transmission of digital video data from a first node to a second node over one or more video channels of a serial communication link, transmission of at least one stream of supporting data between the first and the second node over a hybrid link, and scaling the bandwidth of the serial communication link according to a video pixel frequency. Also, the method includes, in the hybrid link, transmitting a reference clock for the serial communication link, transmitting digital audio data over an audio sub-channel for digital audio streaming, transmitting command data over a command sub-channel for content protection, consumer electronics control, and other control commands, and transmitting bulk data over a data sub-channel for user data transfers. Additionally, the method further comprises alternating the direction of transmission in the hybrid channel such that the hybrid channel functionality is logically that of a full-duplex bi-directional channel. An alternate embodiment comprises time multiplexing over the hybrid channel, the audio sub-channel, the command sub-channel and the data sub-channel. The method may comprise, in the hybrid channel, detecting a lock from the second node of the hybrid channel and switching, in the hybrid channel, between the reference clock and the sub-channels. Further, the method may comprise, arbitrating, in the hybrid channel, between the audio sub-channel, the command sub-channel and the data sub-channel based on a predefined priority. The method may further comprise embedding a clock in one or more video data channels of the serial communication link such that a pixel clock is transmitted in the embedded clock channel over the serial communication link. In the hybrid channel, transmission of data packets is of varying sizes, and the method may comprise changing the flow direction between the first and second node after every packet transfer.

[00049] Another embodiment includes, in a communication system, a method for transmitting and receiving a clock signal and data packet over a hybrid link between a first and second node, the said method comprising delivering, through the hybrid link, the clock signal, to aid synchronization between the first node and the second node such that the hybrid link delivers the data packet after the synchronization is established. A plurality of data packets can be delivered through the hybrid link. The plurality of data packets includes audio data, command data, and bulk user data. Preferably, the hybrid link comprises a bi-directional channel coupled between a first transceiver in the first node and a second transceiver in the second node, and the method further comprises locking of the serial communication link based on clock information delivered over the hybrid link. Note

that the packet types and user and application data delivered over the hybrid link can also include compressed video data.

[00050] FIG. 10 illustrates a detailed embodiment of a complete system and method. The DiiVA transmitter receives input of a video stream, and transmits the video data through a video transmitter link over the serial communications link. An external clock is received by the clock generator, and an audio, video and hybrid channel clock is transmitted by embedding in the serial communication link. The hybrid channel link in the DiiVA transmitter receives and transmits audio, command, and bulk data from the audio sub-channel, command sub-channel, and data sub-channel respectively. Audio data receives the highest priority, while bulk data receives the lowest priority, and is transmitted to the DiiVA receiver over the hybrid channel. Note that the Hybrid link data flow in FIG. 10 illustrates sub-channel data going in the forward direction. For the Hybrid link both the DiiVA Transmitter and DiiVA Receiver can send and receive data. It is also possible to send data in the reverse direction on the Endpoints EP1, EP3 and EP5 (not shown in FIG. 10). EP0 and EP1 represent endpoint packets for transmitting and receiving audio data, EP2 and EP3 represent endpoint packets for transmitting and receiving command data, and EP4 and EP5 represent endpoint packets for transmitting and receiving user data or bulk data, and are all depicted in FIGS. 8 and 9. The DiiVA receiver receives video data over the serial communication link and asserts the video data through the video receiving link. A clock recovery circuit recovers the video, audio and hybrid channel clocks, embedded in the serial communication link, and uses the recovered clocks to assert video, audio and command data. For example, the endpoint packets for audio data are consumed at the recovered audio clock rate.

EXAMPLE EMBODIMENTS

[00051] Usage Models: Like the data types that can be transferred between Source and Sink, usage models will be classified into 4 major categories: Uncompressed Video and Audio from Source to Sink, CE Control, Bulk Data Transfer, and Bi-Directional Audio.

[00052] Uncompressed Video and Audio from Source to Sink: A common usage case is to send uncompressed video and audio data from a video source (such as a DVD player) to a display device. In the embodiment illustrated, the primary video channel employs 1 to 3 twisted pairs to send video data. An ideal embodiment for the interface has a speed of 4.5Gbps per twisted pair, and 13.5Gbps total. Optionally, 1 to 4 data channels can be provided. As described in embodiments in the Detailed Description, a characteristic in some embodiments of the present disclosure is that the clock of the video channel will be recovered by receiver PHY and the recovered clock will be used for the hybrid channel. Additionally, audio data can be sent through the hybrid channel. Both video and audio data are allowed to pass through Repeater devices before reaching the Sink device. Video data can have a pixel size of 18, 24, 30, 36 or 48 bits. In some embodiments, video resolution

support will support resolutions from VGA (640x480) to 1080p (1920x1080) depending on the display's capabilities. Additional and alternate support variations are possible as would be apparent to one skilled in the art. Further, the usage of data channels can vary by application. Source and Sink devices are allowed to support the minimum number of lanes required for their needs. However, in some embodiments, the external cable that is detachable by an end user supports at least 3 lanes to maximize the interoperability between Source and Sink devices.

[00053] In alternate embodiments, a number of lines can be reserved to maintain backward compatibility with other existing standards. In one embodiment, there are provided five lines, including one twisted pair and three straight lines.

[00054] Consumer Electronics (CE) Control: The system described in the Detailed Description enables control of multiple electronic devices through a single master device. At all times, there will be one master device (in an example embodiment, a TV (Sink) is used as a master device) that can control multiple slave devices. In one embodiment, a slave device can only have one master device. In some embodiments, device detection and enumeration occurs when a slave device is plugged into a network.

[00055] In one embodiment, the master device detects that a DiiVA slave device is connected to it. The next time the user queries to see what devices are connected, the new DiiVA slave device is listed on the interface for a user to control. In the case that multiple masters are active in a network, all slave devices, in one embodiment, can be detected by the multiple masters, but in an ideal embodiment, a slave can only be under the control of one master. As part of device enumeration, a DiiVA slave device provides a list of functions to the DiiVA master so that the DiiVA master is able to control the DiiVA slave device. Also, a set of required commands per device type is listed. In some embodiments, DiiVA control can be implemented across various CE device manufacturers to ensure interoperability by requiring devices to support specific functions per device type.

[00056] Systems like HDMI incorporate CEC functionality allowing for components to be controlled through a TV by using a dedicated CEC control pin to transfer data. In the embodiments disclosed, control data is sent through the high speed hybrid channel, resulting in data transfer with minimal latency, to give better system responsiveness to the end user.

[00057] Examples of CE control include the following:

[00058] Example 1: A user wishes to control his or her DiiVA-compliant DVD Player from their DiiVA-compliant TV. Once the DVD player is attached to the TV, the TV is able to detect the DVD player. The user can then turn the DVD player on and off through the TV. Further, the user can discover the features of the DVD player, and its accessible functions, through the TV. For example, the user can Play, Stop, Pause, FF and RW as well as get to the Title Menu and navigate the menu through the TV remote control.

[00059] Example 2: Play a file from PC to TV via DiiVA--Assuming that the PC and TV are both DiiVA-compliant, the user can query the slave device from the master (say the TV in this case)

to see what control functions are available. In addition, the user can navigate through the directory of the PC using his or her TV remote control using, in some embodiments, just the up, down, left, right, and enter buttons. Once a media file (such as MP3 or MPEG video) is found, then user should be able to select it and play the file.

[00060] Bulk Data Transfer: By using the data sub-channel of DiiVA's hybrid channel as described in the Detailed Description, large data files can be speedily transferred from a source device to a destination device. USB or Ethernet data can be sent directly through the DiiVA data sub-channel. In the case USB or Ethernet is not available, an application can send data as a generic DiiVA data packet as well. DiiVA serves as a way to transport data from source to destination by using the DiiVA data packet protocol.

[00061] Examples of bulk data transfer include:

[00062] Example 1: A User wants to send compressed video data from a TV to a DVR. Using the TV's ASTC or DVB-T tuner, the TV receives MPEG compressed data from an over the air broadcast. The user wants to send the compressed MPEG stream to a DiiVA-compliant Digital Video Recorder (DVR) for recording and viewing later. The TV would then send the MPEG file using the data sub-channel of the hybrid channel to the DVR. The assumption here is that the DiiVA compliant DVR will have the ability to receive these data packets and store them on its hard drive.

[00063] Example 2: File copy from TV to DVD-R. A user inserts a memory card into a TV and wishes to transfer the media file (such as a JPEG image) to a DVD-R for recording to DVD-ROM. The file can be sent through DiiVA's data sub-channel to the destination device. Depending on the application, the protocol for sending the data may be USB or Ethernet. If the data is transferred through USB over DiiVA, then both source and destination applications will need to support USB I/O.

[00064] Bi-Directional Audio: The DiiVA protocol allows audio data to be sent bi-directionally, both from Source to Sink (forward audio) and Sink to Source (backward audio). The forward audio is the primary audio path which is in sync with the primary video path. The back audio allows a separate audio path from Sink to Source.

[00065] Examples of bi-directional audio include:

[00066] Example 1: Forward audio: A DiiVA set top box sends video through the primary video channel to the TV. The audio is sent through the forward channel audio and is in sync with the video that is sent through the video channel.

[00067] Example 2: Backward audio: A user is watching an HD over the air broadcast with surround sound audio. The tuner in use is inside the TV. However, the TV is not capable of outputting surround sound audio. In order to play the sound through his or her AV receiver without adding an additional cable, the user needs a backward audio to send audio data from the TV to the AV receiver. In this case, the AV Receiver will also need to be DiiVA-compliant to receive the audio data from the TV.

[00068] Foregoing described embodiments of the present disclosure are provided as illustrations and descriptions. They are not intended to limit the present disclosure to precise form described. In particular, it is contemplated that functional implementation of embodiments of the present disclosure described herein may be implemented equivalently in hardware, software, firmware, and/or other available functional components or building blocks, and that networks may be wired, wireless, or a combination of wired and wireless. Other variations and embodiments are possible in light of the above teachings, and it is thus intended that the scope of present disclosure not be limited by this Detailed Description, but by the claims following.

CLAIMS:

1. A communication system, comprising:
 - a first node;
 - a second node;
 - a serial communication link between the first node and the second node, configured to transmit digital video data from the first node to the second node over one or more video channels of the link; and
 - a hybrid link between the first node and the second node, wherein the first node and the second node are configured to transmit at least one stream of data to the other through a hybrid channel over the hybrid link.
2. The system of claim 1 wherein the bandwidth of the serial communication link is scaled according to a video pixel frequency.
3. The system of claim 1 wherein initial locking of the serial communication link is aided by clock information delivered over the hybrid link.
4. The system of claim 1 wherein the hybrid channel includes:
 - a reference clock for the serial communication link;
 - an audio sub-channel for digital audio streaming;
 - a command sub-channel for content protection, consumer electronics control, and other control commands; and
 - a data sub-channel for user data transfers.
5. The hybrid channel of claim 1 wherein the hybrid channel is a high-speed half-duplex channel made logically a full-duplex bi-directional channel by alternating direction of transmission.
6. The hybrid channel of claim 4 wherein the reference clock, the audio sub-channel, the command sub-channel and the data sub-channel are time multiplexed over the hybrid channel.
7. The hybrid channel of claim 4 wherein circuitry in the hybrid channel is clocked by the reference clock when the hybrid channel is assigned to the reference clock.

8. The hybrid channel of claim 4 wherein circuitry in the hybrid channel is clocked by the recovered clock from the serial communication channel when the hybrid channel is assigned to other than the reference clock.
9. The hybrid channel of claim 4 wherein circuitry in the hybrid channel is clocked by local oscillators when the hybrid channel is assigned to other than the reference clock.
10. The hybrid channel of claim 4 further comprising a lock detection circuit on the second node and a switch that switches between the reference clock and the sub-channels.
11. The hybrid channel of claim 4 further comprising a virtual switch that arbitrates between the audio sub-channel, the command sub-channel and the data sub-channel.
12. The system of claim 1, wherein the serial communication link has a clock embedded in one or more video data channels of the link.
13. The system of claim 1 wherein the serial communication link uses a IBM 8B10B channel coding wherein a clock channel is embedded within a digital video data channel, and wherein the transmitter is configured to transmit a pixel clock in the embedded clock channel.
14. The system of claim 1 wherein the serial communication link uses a TMDS channel coding wherein a clock channel is embedded within a digital video data channel, and wherein the first node is configured to transmit a pixel clock in the embedded clock channel.
15. The system of claim 1 wherein, in the hybrid channel, the data is transmitted in packets of varying sizes and flow direction between the first node and the second node changes after every packet transfer.
16. In a communication system, a hybrid link between a first node and a second node for transmitting and receiving a clock signal or signals and a data packet, the said hybrid link comprising:
 - a bi-directional channel coupled between the first node and the second node, a first transceiver in the first node, a second transceiver in the second node, wherein the hybrid link delivers the clock signal to aid synchronization between the first node and the second node, and wherein the hybrid link delivers the data packet after the synchronization is established.
17. The data packet in claim 16, further comprising a plurality of packet types.

18. The packet types in claim 17, comprising audio, command, and user data packets.
19. A communication node configured to be coupled to a serial communication link having at least one video channel and a hybrid channel having at least one sub-channel, the communication node comprising:
 - an input coupled to receive video data and a clock signal or signals from a video system;
 - a hybrid channel interface coupled to receive and transmit user and application data to and from a user and application sub-system;
 - video outputs configured to be coupled to the serial communication link, wherein the clock signal is embedded with video data in the serial communication link; and
 - circuitry coupled between the outputs and each said input and interface, and configured to generate video data and user and application data, wherein the video data is transmitted through the serial communication link, and the user and application data is transmitted through a general purpose data channel in the hybrid link.
20. The user and application data of claim 19, wherein the data includes audio data, command/control data, and bulk data.
21. A communication node configured to be coupled to a serial communication link having at least one video channel and a hybrid channel having at least one sub-channel, the communication node comprising:
 - an input configured to be coupled to the serial communication link, to receive video data, including a clock signal or signals embedded in the video data;
 - a hybrid channel interface coupled to receive and transmit user and application data to and from user and application sub-systems;
 - a video output for asserting video data received from the serial communication link; and
 - circuitry, coupled between said input and each said interface and video output, and configured to recover a pixel clock from the video data, wherein the received video data is asserted to the video output, and the user and application data is transmitted through a general purpose data channel in the hybrid link.
22. The user and application data of claim 21, wherein the data includes audio data, command/control data, and bulk data.

23. In a communication system, a method of communication comprising:
- transmission of digital video data from a first node to a second node over one or more video channels of a serial communication link;
 - transmission of at least one stream of supporting data between the first and the second node over one or more hybrid channels of a hybrid link; and
 - scaling the bandwidth of the serial communication link according to a video pixel frequency.
24. The method of claim 23 further comprising, in the hybrid link:
- transmitting a reference clock for the serial communication link;
 - transmitting digital audio data over an audio sub-channel for digital audio streaming;
 - transmitting command data over a command sub-channel for content protection, consumer electronics control, and other control commands; and
 - transmitting bulk data over a data sub-channel for user data transfers.
25. The method of claim 23 further comprising alternating the direction of transmission in the hybrid channel such that the hybrid channel functionality is logically that of a full-duplex bi-directional channel.
26. The method of claim 24 further comprising time multiplexing over the hybrid channel, the audio sub-channel, the command sub-channel and the data sub-channel.
27. The method of claim 24 further comprising detecting a lock from the second node of the hybrid channel and switching, in the hybrid channel, between the reference clock and the sub-channels.
28. The method of claim 24 further comprising, arbitrating, in the hybrid channel, between the audio sub-channel, the command sub-channel and the data sub-channel based on a predefined priority.
29. The method of claim 23, further comprising embedding a clock in one or more video data channels of the serial communication link such that a pixel clock is transmitted in the embedded clock channel over the serial communication link.

30. The method of claim 23 further comprising, in the hybrid channel, transmitting data in packets of varying sizes and changing the flow direction between the first and second node after every packet transfer.
31. In a communication system, a method for transmitting and receiving a clock signal and data packet over a hybrid link between a first and second node, the said method comprising:
 - delivering, through the hybrid link, the clock signal, to aid synchronization between the first node and the second node such that the hybrid link delivers the data packet after the synchronization is established.
32. The method of claim 31 further comprising delivering a plurality of data packets through the hybrid link.
33. The method of claim 32 wherein the plurality of data packets include audio data, command data, and user data.
34. The method of claim 31 wherein the hybrid link comprises a bi-directional channel coupled between a first transceiver in the first node and a second transceiver in the second node.
35. The method of claim 23 further comprising locking of the serial communication link based on clock information delivered over the hybrid link.
36. The packet types of claim 17 further comprising compressed video data.
37. The user and application data of claim 19, wherein the data further includes compressed video data.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6a Both Source and Sink have no data to transfer




FIG. 6b Source has a little data (eg, Audio SC) to transfer and Sink have no data to transfer




FIG. 6c Source has a little data (eg, Audio SC) to transfer and Sink has a lot of data (eg, Data SC) to transfer




FIG. 6d Source has a lot of data (eg, Audio SC and Data SC) to transfer and Sink has also a lot of data (eg, Data SC) to transfer

FIGS. 6a-6d




FIG. 7a. H-CH Source State Diagram




FIG. 7b. H-CH Sink State Diagram




FIG. 8. Example of DIVA Transmitter





FIG. 9. Example of DIVA Receiver



1. Priority-based packet arbitration
2. FIFO size for the overrun / underrun prevention
3. Low jitter audio clock recovery

FIG. 10