

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 August 2006 (03.08.2006)

PCT

(10) International Publication Number
WO 2006/081012 A1

(51) International Patent Classification:
H01L 21/8238 (2006.01) H01L 29/78 (2006.01)
H01L 29/772 (2006.01)

(74) Agent: SABO, William, D.; INTERNATIONAL BUSINESS MACHINES CORPORATION, Intellectual Property Law--Zip 972E, 1000 River Street, Essex Junction, VT 05452 (US).

(21) International Application Number:
PCT/US2005/046097

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date:
21 December 2005 (21.12.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/905,945 27 January 2005 (27.01.2005) US

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) Inventors; and


(75) Inventors/Applicants (for US only): ELLIS-MONAGHAN, John, J. [US/US]; Six Maynard Court, Grand Isle, VT 05458 (US). MARTIN, Dale, W. [US/US]; 564 Vermont 15 West, Hyde Park, VT 05655 (US). MURPHY, William, J. [US/US]; 190 Pierce Lane, North Ferrisburgh, VT 05473 (US). NAKOS, James, S. [US/US]; Three Butternut Court, Essex Junction, VT 05452 (US). PETERSON, Kirk [US/US]; 139 West Street, Essex Junction, VT 05452 (US).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DUAL SILICIDE PROCESS TO IMPROVE DEVICE PERFORMANCE



(57) Abstract: A semiconducting structure and a method of forming thereof, includes a substrate having a p-type device region (20) and a n-type device region (10); a first-type silicide contact (30) to the n-type device region (10); the first-type silicide having a work function that is substantially aligned to the n-type device region conduction band; and a second-type silicide contact (35) to the p-type device region (20); the second-type silicide having a work function that is substantially aligned to the p-type device region valence band. The present invention also provides a semiconducting structure and a method of forming therefore, in which the silicide contact material and silicide contact processing conditions are selected to provide strain based device improvements in pFET and nFET devices.

WO 2006/081012 A1

DUAL SILICIDE PROCESS TO IMPROVE DEVICE PERFORMANCE

[Para 1] TECHNICAL FIELD

[Para 2] The present invention relates to metal silicide contacts for use in semiconductor devices, and more particularly to a structure, and a method of forming thereof, having two different metal silicide contacts with two different work functions. The present invention also relates to semiconductor devices, in which the metal of the silicide contact is selected to provide strain based device improvements.

[Para 3] BACKGROUND ART

[Para 4] In order to be able to fabricate integrated circuits (ICs) of increased performance than is currently feasible, device contacts must be developed which reduce the electrical contact resistance. A contact is the electrical connection between an active semiconductor device region, e.g., a source/drain or gate of a transistor device at the wafer surface, and a metal layer, which serve as interconnects.

[Para 5] Silicide contacts are of specific importance to IC's, including complementary metal oxide semiconductor (CMOS) devices because of the need to reduce the electrical resistance of the many Si contacts, at the source/drain and gate regions, in order to increase chip performance. Silicides are metal compounds that are thermally stable and provide for low electrical resistivity at the Si/metal interface. Reducing contact resistance improves device speed therefore increasing device performance.

[Para 6] Silicide formation typically requires depositing a metal such as Ni, Co, Pd, Pt, Rh, Ir, Zr, Cr, Hf, Er, Mo or Ti onto the surface of a Si-

containing material or wafer. Following deposition, the structure is then subjected to an annealing step using conventional processes such as, but not limited to, rapid thermal annealing. During thermal annealing, the deposited metal reacts with Si forming a metal silicide.

[Para 7] As technologies advance n-type field effect transistors (nFET) and p-type field effect transistors (pFET) are necessarily combined in the same structure, as in complementary field effect transistors (CMOS). In order to minimize the series resistance in both nFET and pFET devices, low resistance contacts are required to both the nFET and pFET devices. Ideally, low resistance silicide contacts to pFET devices have a work function that aligns with the pFET's valence band and low resistance silicide contacts to nFET devices have a work function, which aligns with the nFET's conduction band. Prior contacts to CMOS nFET and pFET device structures utilize contacts formed during a single conductive material deposition, wherein each contact comprises the same material.

[Para 8] Therefore, since one silicide is utilized to form contacts to both the nFET and pFET devices, a tradeoff in contact resistance between the different device types exists, in which a silicide chosen to minimize the contact resistance of one device, for example an nFET, increases the contact resistance of the other device, for example a pFET. As device scaling continues, improvement is needed in the contact resistance of the silicide contacts to the nFET and pFET devices to insure that contact resistance does not dominate the performance of the device.

[Para 9] Additionally, prior contacts have utilized very high dopant concentrations to reduce contact resistance. In current devices, the doping concentration has about reached its physical limits. Therefore, new methods must be devised in order to reduce the contact resistance of the contact.

[Para 10] Further, the continued miniaturization of silicon metal oxide semiconductor field effect transistors (MOSFETs) has driven the worldwide semiconductor industry for the last three decades. However, there are growing signs today that MOSFETs are beginning to reach their traditional scaling limits.

[Para 11] Since it has become increasingly difficult to improve MOSFETs and therefore complementary metal oxide semiconductor (CMOS) device performance through continued scaling, methods for improving performance without scaling have become critical. One approach for doing this is to increase carrier (electron and/or hole) mobilities. One method for increasing carrier mobility is to introduce an appropriate strain into the Si lattice.

[Para 12] The application of stresses or strains changes the lattice dimensions of the Si-containing substrate. By changing the lattice dimensions, the energy gap of the material is changed as well. The change may only be slight in intrinsic semiconductors resulting in only a small change in resistance, but when the semiconducting material is doped, i.e., n-type, and partially ionized, a very small change in the energy bands can cause a large percentage change in the energy difference between the impurity levels and the band edge. Thus, the change in resistance of the material with stress is large.

[Para 13] Prior attempts to provide strain-based improvements of semiconductor substrates have utilized etch stop liners or embedded SiGe structures. N-type channel field effect transistors (nFETs) need tension on the channel for strain-based device improvements, while p-type channel field effect transistors (pFETs) need a compressive force on the channel for strain-based device improvements. Further scaling of semiconducting devices requires that the strain levels produced within the substrate be controlled and that new methods be developed to increase the strain that can be produced.

[Para 14] In view of the state of the art mentioned above, there is a continued need for providing low contact resistance silicide contacts to both nFET and pFET devices, in which the work function of each silicide contact is tailored to provide a low resistance contact to each device. In addition, there is a continued need for providing strained-Si substrates in bulk-Si or SOI substrates in which the substrate can be appropriately strained for both nFET and pFET devices.

[Para 15] Summary of the Invention

[Para 16] An object of the present invention is to provide a semiconducting contact structure having reduced resistivity for contacting both nFET and pFET devices, and a method of forming thereof.

[Para 17] Another object of the present invention is to provide a semiconducting contact structure, and a method of forming the semiconductor structure, in which the semiconducting contact structure comprises low resistance metal silicide contacts to both nFET and pFET devices. The term "low resistance metal silicide contacts" is meant to denote silicide contacts having a contact resistance ranging from 1×10^{-9} ohm \cdot cm $^{-2}$ to about 1×10^{-7} ohm \cdot cm $^{-2}$.

[Para 18] A further object of the present invention is to provide a semiconducting device, and a method of forming the semiconducting device, in which the silicided contacts of the device are selected to provide strain based device improvements in nFET and pFET devices.

[Para 19] These and other objects and advantages are achieved in the present invention by a method that allows for silicide materials to be selectively deposited to portions of a semiconductor substrate that are subsequently processed to provide nFET or pFET devices. A semiconducting contact structure having reduced resistivity for contacting both nFET and

pFET devices can be provided by silicide contacts having work functions that are optimized to the device to which they make electrical contact. The present invention provides silicide contacts to pFET devices having a work function that has a potential close to the valence band of the pFET device and provides silicide contacts to the nFET devices having a work function that has a potential close to the conduction band of the nFET device. Broadly, the inventive structure comprises:

[Para 20] a substrate having p-type devices in a first device region and n-type devices in a second device region;

[Para 21] a first-type silicide contact to said n-type devices in said second device region; said first-type silicide having a work function that is substantially aligned to a conduction band of said n-type devices in said second device region; and

[Para 22] a second-type silicide contact to said p-type devices in said first device region; said second-type silicide having a work function that is substantially aligned to a valence band of said p-type devices in said first device region.

[Para 23] The first-type silicide contact has a work function that is substantially aligned to a conduction band of the nFET devices and the second -type silicide contact has a work function that is substantially aligned to a valence band of the pFET devices.

5

[Para 24] The second-type silicide contact can comprise silicides such as PtSi, Pt₂Si, IrSi, Pd₂Si, as well as others that have a work function substantially aligned to the valence band of the pFet devices. The first-type silicide contact may comprise CoSi₂, VSi₂, ErSi, ZrSi₂, HfSi, MoSi₂, NiSi, CrSi₂ as well as others that have a work function substantially aligned to the conduction band of the nFet devices. The contact resistance of the first-type silicide contact may range from about 10⁻⁹ ohm·cm⁻² to about 10⁻⁷ ohm·cm⁻².

The contact resistance of the second-type silicide ranges from about 10^{-9} ohm·cm⁻² to about 10^{-7} ohm·cm⁻².

[Para 25] Another aspect of the present invention is a method of forming a semiconductor substrate having low resistance metal silicide contacts to both nFET and pFET devices. Broadly, the inventive method comprises: forming a first silicide layer on at least a first region of a substrate, the first region of the semiconducting substrate comprising first conductivity type devices, wherein the first silicide layer has a work function substantially aligned with the first conductivity type device's conduction band; and forming a second silicide layer on at least a second region of the substrate, the second region of the substrate comprising second conductivity type devices, wherein the second silicide layer has a work function substantially aligned with the second conductivity type device's valence band.

[Para 26] The first region of the substrate comprises at least one nFET device and the second region of the substrate comprises at least one pFET device. Forming the first silicide layer on the first region of the substrate includes depositing a first protective material layer atop the first and second region of the substrate. In a next process step, the first protective layer is etched to expose the first region of the substrate. The first protective layer is opened by forming a first patterned block mask atop the first protective layer protecting the portion of the first protective layer atop the second region of the substrate and exposing the portion of the first protective layer atop the first region of the substrate. The first protective layer is then selectively etched to expose the first region of the substrate, wherein a remaining portion of the first protective layer is positioned overlying the second region of the substrate. The first patterned block mask is then removed. A first silicide metal is then deposited on at least the first region of the substrate. The first silicide metal can comprise Co, Er, V, Zr, Hf, Mo, Ni, Cr or a stack of Co/TiN or other metals or metal alloys that form silicides that have the work function substantially aligned to the conduction band of the nFet devices.

The first silicide metal is then annealed to convert the first silicide metal to the first silicide layer. Following silicidation the unreacted metal is removed.

[Para 27] Forming the second silicide layer on a second region of said substrate includes depositing a second protective material layer atop the first and second regions of the substrate and then etching the second protective layer to expose the second region of the substrate. Etching the second protective layer comprises forming a second patterned block mask, in which the second patterned block mask protects the first region of the substrate and exposes the second region of the substrate. The second protective layer is then selectively etched to expose the second region of the substrate, wherein a remaining portion of the second protective layer is positioned overlying the first region of the substrate. The second patterned block mask is then removed. A second silicide metal is then deposited on the second region of the substrate. The second silicide metal can be Pt, Ir, Pd or other metals or metal alloys that form silicides that have the work function substantially aligned to the valence band of the pFet devices. The second silicide metal is then annealed to convert the second silicide metal to the second silicide layer. Following silicidation, the unreacted portion of the second silicide metal is removed. The second protective layer is then optionally removed.

[Para 28] The second silicide layer can be formed either before or after formation of the first silicide layer as some embodiments may provide reasons for forming the second silicide layer either before or after formation of the first silicide layer.

[Para 29] In other embodiments of the present method, the number of processing steps may be reduced by reducing the number of block masks utilized to form the first and second metal silicide layers.

[Para 30] In one example, a first silicide metal is blanket deposited atop the substrate and then annealed to produce a silicide layer over the first and

second device region. In a next process, step a single protective layer is formed over the first device region and a second silicide metal is formed over the exposed first silicide layer in the second device region. During annealing the second silicide metal intermixes with the first silicide layer in the second device region.

[Para 31] In another example, a single protective layer is formed over a portion of the substrate containing either first conductivity or second conductivity devices and a first silicide layer is formed atop the exposed portion of the substrate. In a next process step, the single protective layer is removed and a second silicide metal is blanket deposited atop the substrate surface including the first silicide layer. During subsequent annealing the second silicide metal atop the second device region is converted to a second silicide layer and the second silicide metal in the first device region intermixes with the first silicide layer.

[Para 32] In another embodiment of the present invention, a semiconductor device is provided in which the silicide contacts to the source and drain regions of the device provide strain based device improvements for pFET and nFET devices. Broadly, and in specific terms, the inventive semiconducting device comprises:

[Para 33] a semiconducting substrate having a first region and a second region;

[Para 34] at least one first type device comprising a first gate region atop a first device channel portion of said semiconducting substrate within said first region, source and drain regions adjacent said first device channel and a first silicide contacting said source, drain and optionally the gate regions. The first silicide contact producing a first strain in said first region of said semiconducting substrate; and

at least one second type device comprising a second gate region atop a second device channel portion of said semiconducting substrate within said second region, source and drain regions adjacent said second device channel and a second silicide contacting said source, drain and optionally the gate regions. The second silicide contact producing a second strain in said second region of said semiconducting substrate, wherein said first strain and said second strain are compressive strains and said first compressive strain is greater than said second compressive strain, or said first strain is a compressive strain and said second strain is a tensile strain, or said first strain is a tensile strain and said second strain is a tensile strain and said first tensile strain is less than said second tensile strain.

[Para 35] In accordance with the present invention, the first type device can be a pFET and the second type device can be an nFET. The pFET devices should have a more compressive internal strain than the nFet. The nFet devices may have either a compressive or tensile strain. The silicide contacts should be optimized to create a differential of silicide volume to the silicon consumed to create this silicide, as this will create the appropriate stresses for each device. For example CoSi_2 has a ratio of silicide volume to silicon consumed of .97 which should produce a mildly tensile stress and will benefit the mobility of an nFet. PtSi has a ratio of silicide volume to silicon consumed of 1.5 which should produce a compressive stress and will benefit the mobility of a pFet. Further examples of silicides with a ratio of silicide volume to silicon consumed that would favor mobility in nfets would be CrSi_2 with a ratio of 0.9, IrSi_3 with a ratio of 0.9 and MoSi_2 with a ratio of 0.87, other silicides will also meet this criteria. Further examples of silicides with a ratio of silicide volume to silicon consumed that would favor mobility in pfets would be PdSi with a ratio of 1.45, RhSi with a ratio of 1.35 and YSi with a ratio of 2.13, other silicides will also meet this criteria.

[Para 36] Another way to create this stress differential would be to create 2 phases of silicide from the same base metal, for example Zr_2Si has a ratio of

2.7 and would favor pFets and Zr_5Si_3 has a ratio of 0.25 and would favor nFets.

[Para 37] Yet another method to create this stress differential would be to deposit Co on the nFets and form $CoSi_2$ with a ratio of 0.97 and deposit a Co alloy with 5% to 25% silicon, which for example depositing Co_2Si to form $CoSi_2$ would have a ratio of approx 1.29 which would produce a stress favoring the pFets.

[Para 38] In another aspect of the present invention, a method of providing the above described structure is provided. Broadly, and in specific terms, the inventive method for forming a semiconducting structure comprises the steps of:

forming a first silicide layer on at least a first region of a semiconducting substrate, said first region of said semiconducting substrate comprising first conductivity type devices, said first silicide layer producing a first strain within said first region of said semiconducting substrate; and

forming a second silicide layer on at least a second region of said semiconducting substrate, said second region of said semiconducting substrate comprising second conductivity type devices, said first silicide layer produces a second strain within said second region of said semiconducting substrate, wherein said first strain is different from said second strain.

[Para 39] In accordance with the inventive method, the first strain increases carrier mobility in pFET devices and the second strain increases carrier mobility in nFET devices. The first silicide metal may be a silicide produced from a cobalt silicon alloy, Zr, Pt, Pd, Rh or Y or other metals or alloys that produce a ratio of silicide volume to silicon consumed that produce a compressive stress. The second silicide metal may be a silicide produced from Co, Zr, Cr, Ir, Mo or other metals or alloys that produce a ratio of silicide volume to silicon consumed that produce a stress that is more tensile than the stress produced by the first silicide.

[Para 40] BRIEF DESCRIPTION OF THE DRAWINGS

[Para 41] FIG. 1 depicts (through cross sectional view) one embodiment of the inventive semiconducting structure having nFET and pFET regions, in which an n-type silicide contact comprising CoSi_2 , VSi_2 , ErSi , ZrSi_2 , HfSi , MoSi_2 , CrSi_2 , Zr_5Si_3 , IrSi_3 , NiSi , or other silicides optimized for stress or contact resistance for the nFET regions of the substrate and a p-type silicide contact comprising PtSi , Pt_2Si , IrSi , Pd_2Si , CoSi_2 , PdSi , RhSi , YSi , Zr_2Si or other silicides optimized for stress or contact resistance for the pFET regions of the substrate of a CMOS structure.

[Para 42] FIG. 2 is a plot of I_{dlin} v. I_{off} for pFET devices having low resistance Pt-silicide contacts and Co-silicide contacts.

[Para 43] FIGS. 3-5 depict (through cross sectional view) one embodiment of the inventive method for providing a CMOS structure having low resistance metal silicide contacts to pFET device and a different low resistance metal silicide contacts to nFET device regions with the silicide differences tailored to improve contact resistances for the differing device types.

[Para 44] FIGS. 6-7 depict (through cross sectional view) a second embodiment of the of the inventive method for providing a CMOS structure having low resistance metal silicide contacts to pFET device regions and different low resistance metal silicide contacts to nFET device regions with the silicide differences tailored to improve contact resistances for the differing device types.

[Para 45] FIGS. 8-10 depict (through cross sectional view) a third embodiment of the of the inventive method for providing a CMOS structure having low resistance metal silicide contacts to pFET device regions and a different low resistance metal silicide contacts to nFET device regions with the silicide differences tailored to improve contact resistances for the differing device types.

[Para 46] FIGS. 11-12 depict (through cross sectional view) another embodiment of the present invention in which the pFET and nFET regions of a semiconductor substrate are separately processed to provide silicide contacts that produce strain based device improvements in nFET and pFET devices.

[Para 47] BEST MODE FOR CARRYING OUT THE INVENTION

[Para 48] The present invention, which provides a semiconducting structure, and a method of forming thereof, in which the semiconducting structure comprises low contact resistance silicide contacts to both n-type field effect transistors (nFET) and p-type field effect transistor (pFET), will now be described in greater detail by referring to the drawings that accompany the present application. Although the drawings show the presence of only two field effect transistors (FETs) on one substrate, multiple FETs are also within the scope of the present invention.

[Para 49] The present invention provides a semiconducting structure having both nFET and pFET devices, in which the composition of the metal silicide contacts to the nFET devices has a work function substantially aligned with the conduction band of the nFET devices and the composition of the metal silicide contacts to the pFET devices has a work function substantially aligned to the valence band of the pFET devices.

[Para 50] The term "work function substantially aligned with the conduction band" denotes that the work function of the silicide has a potential that is positioned within the band gap of the nFET device, ranging from approximately the middle of the band gap to the conduction band of an n-type material, preferably being closer to the conduction band. Silicide contacts having a work function substantially aligned with the conduction band produce a low contact resistance n-type silicide. The term "low contact resistance n-type silicide" denotes a metal silicide to nFET devices having a contact resistance of less than 10^{-7} ohms \cdot cm $^{-2}$.

[Para 51] The term "work function substantially aligned with the valence band" denotes that the work function of the silicide has a potential which is positioned within the band gap of the pFET device, ranging from approximately the middle of the band gap to the valence band of a p-type material, preferably being closer to valence band. Silicide contacts having a work function substantially aligned with the valence band produce a low contact resistance p-type silicide. The term "low contact resistance p-type silicide" denotes a metal silicide to a pFET device having a contact resistance of less than 10^{-7} ohms \cdot cm $^{-2}$.

10

[Para 52] Referring to FIG. 1, the inventive semiconducting device includes an nFET device region 10 and a pFET device region 20. An isolation region 15 may separate the nFET device region 10 and the pFET device region 20. The pFET device region 20 comprises at least one transistor having p-type source/drain regions 13. Each of the transistors further comprises a gate region 5, including a gate conductor 4 atop a gate dielectric 3, in which the gate region 5 is abutted by sidewall spacers 2.

[Para 53] A low resistance p-type silicide contact 35 is formed on both the p-type source/drain/gate contact regions 13, in which the metal of the low resistance p-type silicide contact 35 is selected to produce a metal silicide having a work function potential that is substantially aligned to the valence band of the p-type source/drain 13 material. The low resistance p-type silicide contact 35 positioned on the p-type source/drain regions 13 may be PtSi, Pt₂Si, IrSi, Pd₂Si, CoSi₂, PdSi, RhSi, YSi, Zr₂Si or other silicides optimized for stress or contact resistance for the pFET regions of the substrate so long as the p-type silicide contact 35 has a work function substantially aligned with the valence band of the p-type source/drain material 13. The thickness of the low resistance p-type silicide contact 35 may range from approximately 1 nm to approximately 40 nm.

[Para 54] The nFET device region 10 comprises at least one transistor having n-type source/drain regions 12. Each of the transistors further comprises a gate region 5, including a gate conductor 4 atop a gate dielectric 3, in which the gate region 5 is abutted by sidewall spacers 2.

[Para 55] A low resistance n-type silicide contact 30 is formed on both the n-type source/drain/gate contact regions 12, in which the metal of the low resistance silicide n-type contact is selected to produce a metal silicide having a work function potential that is substantially aligned with the conduction band of the n-type source/drain material 12. The low resistance silicide n-type contact 30 positioned on the n-type source/drain regions 12 may CoSi_2 , VSi_2 , ErSi , ZrSi_2 , HfSi , MoSi_2 , CrSi_2 , Zr_5Si_3 , IrSi_3 , NiSi , or other silicides optimized for stress or contact resistance for the nFET regions of the substrate so long as the n-type silicide contact 30 has a work function substantially aligned with the valence band of the n-type source/drain material 12. The thickness of the low resistance silicide n-type contact may range from approximately 1 nm to approximately 40 nm.

[Para 56] The effect of providing p-type silicide contacts to pFET devices is illustrated in the I_{dlin} v. I_{off} plot, depicted in FIG. 2. I_{dlin} is a measurement of the current output from the pFET device when the device is turned on. I_{dlin} represents the on-current of the device and is represented by the x-axis. I_{off} represent the leakage current through the pFET device when the device is off and is represented by the y-axis. As channel length is reduced, and the on-current increases, the leakage current can increase exponentially.

[Para 57] Increasing the current output (I_{dlin}) from the pFET device increases the device's speed. Current output (I_{dlin}) can be a function of the silicidation process, where the current output is increased by low resistance silicide contacts and decreased by high resistance silicide contacts. The off current of the device (I_{off}) is a function of dopant positioning and does not directly depend on the silicidation process.

[Para 58] Therefore, since the output current (I_{dlin}) can be dependent on the silicidation process and the off current (I_{off}) is independent of the silicidation process; a decrease in the resistance of the silicide contacts to a device may be measured by an increase in output current (I_{dlin}) for a constant off current (I_{off}). Another aspect of the present invention is that by increasing the output current (I_{dlin}) from the device, and keeping the off current (I_{off}) constant, the speed and performance of the device may be increased.

[Para 59] Referring to FIG. 2, the output current (I_{dlin}) in $\mu A/\mu m$ of devices having silicide contacts such as $CoSi_2$ and PtSi contacts are plotted versus the devices off-current (I_{off}). From the plot depicted in FIG. 2, a significant PFET device improvement was achieved with PtSi contacts as compared to $CoSi_2$ contacts, wherein for any given off-current on the y-axis, the on-current (I_{dlin}) increased from the $CoSi_2$ contacts to the PtSi contacts.

[Para 60] The method for forming the above-described semiconducting structure, as depicted in FIG. 1, is now described with reference to FIGS. 3-10. The first embodiment of the inventive method is depicted in FIGS. 3-5 which depict (through cross sectional view) one embodiment of the inventive method for providing a CMOS structure having low resistance metal silicide contacts to pFET device and a different low resistance metal silicide contacts to nFET device regions with the silicide differences tailored to improve contact resistances for the differing device types.

[Para 61] Referring to FIG. 3, an initial structure is provided having nFET device regions 10 and pFET device regions 20 formed on a substrate 40 of silicon (Si)-containing material. Si-containing materials include, but are not limited to: silicon, single crystal silicon, polycrystalline silicon, silicon germanium, silicon-on-silicon germanium, amorphous silicon, silicon-on-insulator (SOI), silicon germanium-on-insulator (SGOI), and annealed polysilicon. The substrate 40 further includes an isolation region 15

separating the pFET device region 20 from the nFET device region 10. It is noted that although FIG. 3 depicts only one pFET device in the pFET device region 20 and only one nFET device in the nFET device region 10, multiple devices within the nFET device region 10 and pFET device region 20 are also contemplated and therefore within the scope of the present disclosure.

[Para 62] The nFET and pFET devices are formed by utilizing conventional processing steps that are capable of fabricating MOSFET devices. Each device comprises a gate region 5 including a gate conductor 4 atop a gate dielectric 3. At least one set of sidewall spacers 2 may be positioned abutting the gate region 5. Source/drain regions 12, 13 including extension regions 16, 17 are positioned within the substrate 40 and define a device channel. The source/drain regions 12 of the nFET device are n-type doped. The source/drain regions 13 of the pFET device are p-type doped. N-type dopants in the Si-containing substrate are elements from Group V of the Periodic Table of Elements, such as As, Sb, and/or P. P-type dopants in Si-containing substrate are elements from Group III of the Periodic Table of Elements, such as B.

[Para 63] Referring now to FIG. 4, following source/drain anneal, a first nitride protective layer 81 is deposited atop the substrate 40 including the nFET device regions 10 and pFET device regions 20. The first protective layer 81 is deposited using chemical vapor deposition or like processes as typically known within the art. Preferably, the first nitride protective layer 81 is a conformal nitride, such as Si_3N_4 , having a thickness ranging from 5 nm to about 20 nm. Although the first protective layer 81 preferably comprises a nitride, the first protective layer 81 may alternatively be an oxide or oxynitride or other suitable dielectrics. The material of the first protective layer 81 is selected to ensure that the first protective layer's 81 integrity is maintained during subsequent silicidation processes.

[Para 64] In a next process step, a first block mask 50 is formed protecting the portion of the first protective layer 81 overlying the second device region (pFET device region 20) and exposing the portion of the first protective layer 81 overlying the first device region (nFET device region 10). The exposed portion of the substrate 40 is then silicided with the appropriate metal silicide to form a low resistance contact to the devices formed therein. In the example depicted in FIG. 4, the first block mask 50 is formed overlying the pFET device region 20 (second device region) leaving the nFET device region 10 (first device region) exposed. In this example an n-type silicide contact is subsequently formed to the devices within the nFET device region 10.

[Para 65] The first block mask 50 is formed by blanket depositing a layer of block mask material layer atop the substrate 40 by low pressure chemical vapor deposition (LPCVD), rapid thermal chemical vapor deposition (RTCVD), or plasma enhanced chemical vapor deposition (PECVD), with PECVD being preferred. The block mask layer is then patterned using conventional photolithography and etch processes. First, a layer of photoresist is deposited atop the entire structure. The photoresist layer is then selectively exposed to light and developed to pattern the photoresist layer to protect the portion of the block mask material layer overlying the first protective layer 81 in the pFET device region 20 of the substrate 40 and exposing the portion of the first protective layer 81 overlying the nFET device region 10.

[Para 66] The pattern is then transferred into the first protective layer 81 using an etch process selective to removing the first protective layer 81 without substantially etching the patterned photoresist or the underlying nFET device region 10. Preferably, the etch process is a directional etch, such as reactive ion etch.

[Para 67] Following etch, the block mask 50 is removed by a chemical strip and/or reactive plasma etch. Once, the block mask 50 has been removed, a cleaning process is then conducted to clean the surface of the exposed portion of the substrate 40, on which the silicide contacts are subsequently formed. The cleaning process is a conventional chemical clean as known by those skilled in the art.

[Para 68] Still referring to FIG. 4, a first silicide layer 30 (low resistance n-type silicide contact 30) is then formed atop the source/drain regions 12 and the gates 4 of the devices in the nFET device region 10. Silicide formation typically requires depositing a metal onto the surface of a Si-containing material. In the embodiment depicted in FIG. 4, the first silicide layer 30 is a low resistance n-type silicide, wherein the first silicide metal forms a silicide having a work function that substantially aligns to the conduction band of the n-type source/drain regions 12 of the Si-containing substrate 40 within the n-type device region 10. Metals that can provide a silicide having a work function substantially aligned to the conduction band of the n-type doped source/drain regions within the Si-containing substrate 40 include Co, Er, V, Zr, Hf, Mo or Cr among others. The silicide metal may be deposited using physical deposition methods, such as plating and sputtering. The metal layer may be deposited to a thickness ranging from about 10 Å to about 100 Å, preferably being 70 Å.

[Para 69] Following deposition, the structure is then subjected to an annealing step using conventional processes such as, but not limited to, rapid thermal annealing. During thermal annealing, the deposited metal reacts with Si forming a metal silicide. In the embodiment depicted in FIG. 4, in which the first silicide metal 30 comprises Co, Er, V, Zr, Hf, Mo, Ni, or Cr, the metal silicide can be CoSi_2 , VSi_2 , ErSi , ZrSi_2 , HfSi , MoSi_2 , NiSi , or CrSi_2 . The annealing and cleaning details will be optimized by those skilled in the art for each type of silicide. For CoSi_2 , the first anneal is completed at a temperature ranging from about 350°C to about 600°C for a time period ranging from

about 1 second to about 90 seconds. In some embodiments of the present invention, the low resistance n-type metal silicide contacts 30 may further comprise an optional TiN layer.

[Para 70] Silicidation requires that the silicide metal be deposited atop a Si-containing surface. Therefore, silicide forms atop the exposed portions of the Si-containing substrate 40 but does not form atop the first block mask 50 or the sidewall spacers 2. Silicide may be prevented from forming atop the gate conductor by capping the gate conductor with a dielectric material layer.

[Para 71] The non-reacted silicide metal positioned on sidewall spacers, the isolation region and the first block mask 50 are then stripped using a wet etch. Preferably, the unreacted first silicide metal is removed by a wet etch selective to removing the non-reacted silicide metal.

[Para 72] An optional second anneal may be needed to reduce the resistivity of the low resistivity n-type silicide contact 30. This second anneal temperature ranges from 600 °C to 800°C, for a time period ranging from about 1 second to 60 seconds. The second anneal can form a disilicide such as, CoSi_2 . The thickness of CoSi_2 is about 3.49x the thickness of the originally deposited Co metal.

[Para 73] Following silicidation, the first protective layer 81 may optionally be removed. The first protective layer 81 may be removed by wet or dry etching having high selectivity to removing the first protective layer 81 without substantially etching the pFET or nFET device regions 10, 20.

[Para 74] Referring to FIG. 5, in a next process step a second protective layer 82 is formed over the first device region (nFET device region 10) leaving the second device region (pFET device region 20) exposed. A second silicide layer (low resistivity p-type silicide contact 35) is then formed on the second device region 20 (pFET device region). In the embodiment depicted in FIG.

5, the second protective layer 82 is formed overlying the low resistivity n-type silicide contact 30 in the nFET device region 10 and a low resistivity p-type silicide contact 35 is formed atop the exposed pFET device region 20.

[Para 75] The second protective layer 82 is formed atop the nFET device region 10 using similar materials and processing as used to produce the first protective layer 81, depicted in FIG. 4. Specifically, the second protective layer 82 may be formed using conventional deposition, photolithography and etching. The second protective layer 82 may comprise silicon oxides, silicon carbides, silicon nitrides or silicon carbon-nitrides, or other suitable dielectric materials, preferably being silicon nitride.

[Para 76] Still referring to FIG. 5, a second silicide metal is then formed atop the pFET device region 20, wherein the second silicide metal produces a second silicide layer having a work function substantially aligned to the valence band of the p-type doped source/drain regions 13 of substrate 40 within the pFET device region 20, thus providing a low resistance p-type silicide contact 35.

[Para 77] Prior to deposition of the second silicide metal, a cleaning process is conducted to clean the surfaces on which the low resistance p-type metal silicide contacts are subsequently formed. The cleaning process preferably comprising buffered or diluted HF.

[Para 78] Low resistance p-type silicide contacts 35, as depicted in FIG. 5, are formed by depositing a layer of a second silicide metal atop the p-type device region 20, wherein the second silicide metal forms a silicide having a work function that is substantially aligned to the valence band of the p-type source/drain regions 13 of the Si-containing substrate 40 within the pFET region 20. Metals that can provide a silicide having a work function substantially aligned to the valence band of the p-type source/drain regions

13 of the Si-containing substrate 40 include Pt, Ir, Pd, as well as others that have the work function substantially aligned to the valence band of the pFet devices. The p-type silicide metal may be deposited using physical deposition methods, such as plating and sputtering. The second silicide metal layer may be deposited to a thickness ranging from about 1 nm to about 10 nm.

[Para 79] Following deposition, the structure is then subjected to an annealing step using conventional processes such as, but not limited to, rapid thermal annealing. During thermal annealing, the deposited second silicide metal reacts with Si forming a metal silicide, such as PtSi, Pt₂Si, IrSi, Pd₂Si. The annealing and cleaning conditions will vary by silicide and are known by those skilled in the art. For PtSi the first anneal is completed at a temperature ranging from about 350°C to about 600°C for a time period ranging from about 1 second to about 90 seconds. The thickness of the Pt-silicide is 1.98 times the thickness of the deposited silicide metal.

[Para 80] The unreacted second silicide metal positioned on sidewall spacers 2, the isolation region 15 and second protective layer 82 is then stripped using a wet etch. Preferably, the unreacted Pt is removed using a wet etch comprising nitric acid and HCl. In a next process step, the second protective layer 82 can be removed by wet or dry etching having high selectivity to removing the second protective layer 82 without substantially etching the nFET and pFET device regions 10, 20.

[Para 81] Following silicide formation, the substrate 40 may be processed using conventional back end of the line (BEOL) processing. For example, a layer of dielectric material can be blanket deposited atop the entire substrate and planarized, in which interconnects are formed to the low resistivity n-type and p-type silicide contacts 30, 35.

[Para 82] The blanket dielectric may be selected from the group consisting of silicon-containing materials such as SiO₂, Si₃N₄, SiO_xN_y, SiC, SiCO, SiCOH, and SiCH compounds; the above-mentioned silicon-containing materials with

some or all of the Si replaced by Ge; carbon-doped oxides; boron and phosphorus doped oxides; inorganic oxides; inorganic polymers; hybrid polymers; organic polymers such as polyamides or SiLK™; other carbon-containing materials; organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials; and diamond-like carbon (DLC, also known as amorphous hydrogenated carbon, a-C:H).

[Para 83] Vias are formed within the dielectric material using conventional photolithography and etching, in which interconnects to the low resistivity n-type and p-type silicide contacts 30, 35 are formed by depositing a conductive metal into the via holes using conventional processing.

[Para 84] Although not depicted in FIGS. 3-5, the first protective layer may alternatively be formed protecting the nFET device region, leaving the pFET device region exposed, wherein a low resistance p-type silicide is subsequently formed to the device contacts positioned within the pFET device region. Following removal of the first protective layer from the nFET device region, a second protective layer is formed overlying the low resistance p-type metal silicide in the pFET device region and a low resistance n-type metal silicide layer is formed atop the exposed nFET device region.

[Para 85] FIGS. 6-7 depict (through cross sectional view) a second embodiment of the of the inventive method for providing a CMOS structure having low resistance metal silicide contacts to pFET device regions and different low resistance metal silicide contacts to nFET device regions with the silicide differences tailored to improve contact resistances for the differing device types. Referring to FIGS. 6-7, the number of processing steps to provide a CMOS structure having low resistance n-type silicide contacts 30 to the nFET device region 10 and low resistance p-type silicide contacts 35 to the pFET device region 20 are reduced by eliminating use of one or more of the block masks and protective layers. For instance, the second protective layer utilized in the first embodiment of the present invention may be

eliminated and a second metal layer blanket 45 deposited atop the first silicide layer (low resistance n-type silicide contact) in the first device region (n-type device region) and atop the substrate surface in the second device region (p-type device region). The second embodiment of the present invention is now described in greater detail.

[Para 86] Similar to the initial process steps depicted in FIGS. 3-4 of the first embodiment, a first silicide layer 30 (low resistance n-type silicide contact 30) is selectively formed atop the first device region 10 (the n-type device region 10) using deposition, photolithography and etch processes. Specifically, a first protective layer 81 is formed atop a portion of the substrate 40 leaving the nFET device region 10 exposed. A metal layer of a first silicide metal is then deposited atop the nFET device region that forms a low resistance n-type silicide contact during subsequently annealing. The first silicide metal preferably comprise CoSi_2 , VSi_2 , ErSi , ZrSi_2 , HfSi , MoSi_2 , CrSi_2 as well as others that have the work function substantially aligned to the conduction band of the nFet devices and produces a silicide having a work function substantially aligned with the conduction band of the n-type source/drain regions 12 in the nFET device region 10 of the substrate 40.

[Para 87] Referring now to FIG. 6, in the second embodiment of the present invention, following the formation of the low resistance n-type silicide contact 30, the first protective layer is removed from the substrate 40 and a second metal layer 45 is deposited directly atop the low resistance n-type silicide contact 30 in the nFET device region 10 and the substrate 40 surface of the pFET device region 20. The first protective layer is removed by a highly selective etch process that removes the first block mask without substantially etching the formed n-type silicide contact 30 or the surface of the p-type device region 20.

[Para 88] Following first protective layer removal, the surface of the low resistance n-type silicide contact 30 and the p-type device region 20 are then

cleaned to provide a clean surface for silicidation. The cleaning process may be a conventional chemical clean as known within the skill of the art.

[Para 89] A second metal layer 45 is then deposited directly atop the pFET device region 20 and the low resistance n-type silicide contact 30. The second metal layer 45 comprises a second silicide metal that subsequently forms a silicide having a work function substantially aligned with the valence band of the p-type source/drain regions 13 within the pFET device region 20 of the substrate 40. The second metal layer 45 may be deposited using physical vapor deposition methods, such as sputtering and plating, and have a thickness ranging from about 1 nm to about 10 nm. The second metal layer 45 preferably comprises Pt, Ir, Pd, as well as others that have the work function substantially aligned to the valence band of the pFet devices.

[Para 90] Referring to FIG. 7, the second metal layer 45 is then annealed to produce a second silicide layer 35 having a work function substantially aligned with the valence band of the p-type source/drain regions 13 within the pFET device region 20 of the substrate 40, thus providing a low resistance p-type silicide contact 35. During annealing the second metal layer 45 intermixes with the low resistance n-type metal contact 30 within the nFET device region 10 forming a low resistance n-type metal silicide contact 30' that may comprise Co, V, Er, Zr, Hf, Mo, Ni, Cr as well as others that have the work function substantially aligned to the conduction band of the nFet devices.

[Para 91] The incorporation of Pt positions the work function of the low resistance n-type silicide contact 30' towards the center of the band gap and away from the conduction band of the n-type source/drain regions 12. However, despite the intermixing of Pt into the low resistance n-type metal contact 30, the work function of the low resistance n-type silicide contact 30' is still substantially aligned with the conduction band of the n-type

source/drain regions 12 and provides a contact having a low contact resistance ranging from about 10^{-9} ohm·cm⁻² to about 10^{-7} ohm·cm⁻².

[Para 92] Following silicidation, the unreacted portions of the second metal layer 45 are removed by a selective etch that does not substantially etch the structures within the nFET device region 10 and the pFET device region 20. Preferably, the unreacted Pt is removed with a chemical strip comprising nitric acid and HCl.

[Para 93] Similar to embodiment depicted in FIGS. 3-5, the first protective layer may alternatively be formed protecting the nFET device region, leaving the pFET device region exposed, wherein a low resistance p-type silicide contact comprising Pt is subsequently formed to the devices formed within the pFET device region 10. Following removal of the first protective layer from the nFET device region, a second metal layer comprising Co, V, Er, Zr, Hf, Mo, Ni, Cr is formed atop the low resistance p-type silicide contact and the exposed nFET device region, wherein a low resistance n-type silicide contact is formed to the devices formed within the nFET device region and the second metal layer intermixes with the low resistance p-type metal silicide contact during annealing.

[Para 94] Despite the incorporation of Co, V, Er, Zr, Hf, Mo, Ni, or Cr into the low resistance p-type silicide contact, the work function of the low resistance p-type silicide contact is still substantially aligned with the valence band of the p-type source/drain regions 13 and provides a contact having a low contact resistance ranging from 10^{-9} ohm·cm⁻² to about 10^{-7} ohm·cm⁻².

[Para 95] FIGS. 8-10 depict (through cross sectional view) a third embodiment of the inventive method for providing a CMOS structure having low resistance metal silicide contacts to pFET device regions and a different low resistance metal silicide contacts to nFET device regions with the silicide differences tailored to improve contact resistances for the differing device

types. Referring to FIGS. 8-10, in a third embodiment of the present invention, the number of processing steps to provide a CMOS structure having low contact resistance n-type silicide contacts 30 to the nFET device region 10 and low resistance p-type silicide contacts 35 to the pFET device region 20 are further reduced by blanket depositing a first metal layer 60 directly atop the substrate 40 including the nFET and pFET device regions 10, 20. The third embodiment of the present invention is now discussed in greater detail.

[Para 96] Referring to FIG. 8, in a first process step a first metal layer 60 is blanket deposited directly atop the entire surface of the substrate 40 including the nFET device region 10 and the pFET device region 20. Prior to deposition, the surface of the substrate 40 is cleaned using a chemical cleaning composition comprising buffered HF; dilute HF; ammonium hydroxide-hydrogen peroxide; and/or hydrochloric acid-hydrogen peroxide.

[Para 97] The first metal layer 60 subsequently provides either a low resistance n-type silicide or a low resistance p-type silicide. A low resistance n-type metal silicide is formed by depositing a silicide metal, such as Co, V, Er, Zr, Hf, Mo, Ni, Cr which when silicided provides a work function substantially aligned to the conduction band of the n-type doped source/drain regions 12 of the substrate 40 in the nFET device region 10. A p-type metal silicide is formed by depositing a metal, Pt, Ir or Pd, which when silicided provides a work function that is substantially aligned to the valence band of the p-type doped source/drain regions 13 of the substrate 40 in the pFET device region 20. The first metal layer 60 may be deposited using physical deposition methods, such as plating and sputtering. In the embodiment depicted in FIGS. 8-10, the first metal layer 60 comprises Co, V, Er, Zr, Hf, Mo, Ni, or Cr.

[Para 98] Referring to FIG. 9, following deposition, the first metal layer 60 is annealed to provide a low resistance n-type metal silicide contact 30 to the nFET device region 10. Similar to the first embodiment of the present

invention, the first metal layer 60 is annealed using conventional annealing processes, such as rapid thermal annealing, at a temperature ranging from about 350°C to about 600°C for a time period ranging from about 1 second to about 90 seconds. During this silicidation process, the first metal layer 60 deposited atop the pFET device region 20 forms an initial silicide 65 in the pFET device region 20 comprising Co, V, Er, Zr, Hf, Mo or Cr. Following silicidation, the remaining unreacted first metal layer 60 is removed by a wet etch having selectivity to removing the remaining unreacted first metal layer 60 without substantially etching the nFET device region 10, the pFET device region 20 or the substrate 40.

[Para 99] Still referring to FIG. 9, a first protective layer 81 is then formed over the nFET device region 10 leaving the pFET device region 20 exposed. Similar to the previous embodiments, the first protective layer 81 preferably comprises silicon nitride and is formed using deposition, photolithography and etching, as described above with reference to FIG. 4. The surface of pFET device region 20 is then cleaned using a chemical clean to prepare the pFET device region 20 for silicidation. This cleaning process may be omitted since the initial silicide 65 is present in the pFET device region 20.

[Para 100] A second metal layer 70 is then blanket deposited atop the entire substrate 40 including the first protective layer 81 in the nFET device region 10 and atop the initial silicide 65 in the pFET device region 20. In the embodiment depicted in FIGS. 8-10, the second metal layer 70 comprises a metal that produces a silicide having a work function substantially aligned to the valence band of the p-type source/drain regions 13 in the pFET region 20 of the substrate 40, such as Pt, Ir, or Pd.

[Para 101] Following deposition, the second metal layer 70 is then annealed, wherein during annealing the second metal layer 70 intermixes with the initial silicide 65 to form a low resistance p-type silicide contact 35' to the pFET device region 20. The low resistance p-type silicide 35' contact

comprises Pt, Ir, or Pd in combination with Co, V, Er, Zr, Hf, Mo, Ni, or Cr. The incorporation of Pt, Ir, or Pd positions the work function of the initial silicide contact 65 towards the valence band of the p-type source/drain regions 13 producing a low resistance p-type silicide contact 35. Despite the incorporation of Co, V, Er, Zr, Hf, Mo, Ni, or Cr with the Pt, Ir or Pd-silicide, the work function of the low resistance p-type silicide contact 35 is substantially aligned with the valence band of the p-type source/drain regions 13 and provides a contact having a low contact resistance ranging from about 10^{-9} ohm \cdot cm $^{-2}$ to about 10^{-7} ohm \cdot cm $^{-2}$.

[Para 102] Silicide does not form atop the nFET device region 10, since the nFET device region 10 is protected by the first protective layer 81 and silicidation requires a Si-containing surface. Following silicidation, the unreacted portions of the second metal layer 70 and the first protective layer 81 are removed using a selective etch that does not substantially etch the structures within the nFET device region 10 and the pFET device region as depicted in FIG. 10.

[Para 103] In the embodiment depicted in FIGS. 8-10, the first metal layer may alternatively comprise a metal that provides a low resistance p-type silicide contact, such as Pt, Ir or Pd, that is deposited directly atop the nFET device region and the pFET device region, wherein the first metal layer is then annealed to provide a low resistance p-type metal silicide contact to the pFET device region and an initial silicide to the nFET device region, wherein the initial silicide to the nFET device region comprises Pt, Ir or Pd. The first protective layer may then be formed atop the pFET device region leaving the nFET device region exposed. A second metal layer comprising Co, V, Er, Zr, Hf, Mo, Ni or Cr can then be formed atop the exposed nFET device region including the initial silicide, wherein during annealing the second metal layer and the initial silicide intermix to provide a low resistance n-type metal silicide contact to the n-type device region.

[Para 104] PtSi, Pt₂Si, IrSi, Pd₂Si, as well as others that have the work function substantially aligned to the valence band of the pFet devices. The first-type silicide contact may comprise CoSi₂, VSi₂, ErSi, ZrSi₂, HfSi, MoSi₂, NiSi, CrSi₂ as well as others that have the work function substantially aligned to the conduction band of the nFet devices.

[Para 105] The incorporation of Co, V, Er, Zr, Hf, Mo, Ni, or Cr positions the work function of the initial silicide contact towards the conduction band of the n-type source/drain regions producing a low resistance n-type metal silicide contact. Despite the incorporation of Pt, Ir or Pd with the Co, V, Er, Zr, Hf, Mo, Ni, or Cr silicide, the work function of the low resistance n-type metal silicide contact is substantially aligned with the conduction band of the n-type source/drain regions and provides a contact having a low contact resistance ranging from about 10⁻⁹ ohm·cm⁻² to about 10⁻⁷ ohm·cm⁻².

[Para 106] In another embodiment of the present invention the silicided metal formed in the nFET device region and the pFET device region may be selected to provide strain based device improvements by increasing carrier mobility in pFET and nFET devices.

[Para 107] In a preferred embodiment, a semiconducting device is provided comprising a semiconducting substrate having a pFET region and an nFET region; in which the silicide contact to the devices within the nFET region produce a stress field that increases nFET device performance and the silicide contact to the devices within the pFET region produce a stress field within the pFET region that increases pFET device performance, wherein the stress field within the pFET region is more compressive than the stress field in the nFET region.

[Para 108] Carrier mobility may be increased in pFET devices by creating a compressive stress field in the substrate in which the pFET device is formed. Carrier mobility may be increased in nFET devices by creating a lower

compressive stress within the nFET region than the pFET region or by forming a tensile stress in the nFET region.

[Para 109] Selective processing of the nFET and pFET regions of the substrate can be achieved using the any of the above-described methods, wherein instead of selecting process conditions and silicide metal compositions for the purposes of optimizing contact resistance the process conditions and silicide metal compositions are selected to provide strain based device improvements.

[Para 110] In one example, a stress differential is provided by depositing cobalt on the nFET region and a cobalt silicon alloy on the pFET region of the substrate, wherein following silicidation a cobalt disilicide contact is formed to the pFET and nFET devices. The method for forming the semiconducting device having a stress differential between nFET and pFET device regions is now discussed in greater detail with reference to FIG. 11.

[Para 111] Similar to the embodiment depicted in FIGS. 3-5, a semiconducting substrate 40 is provided including nFET device and pFET device regions 10, 20. A first protective layer 81 is then formed atop a second device region 20, i.e. pFET device region 20, leaving a first region, i.e. nFET device region 10, exposed.

[Para 112] The exposed device region is then processed to provide device silicide contacts that induce a stress field in the substrate that results in strain based device improvements in the devices formed thereon. For example, cobalt may be deposited atop the silicon containing surface of the nFET device region to provide metal silicide contacts that produce the appropriate stress field for strain based device improvements in nFET devices. Following deposition, the cobalt metal is annealed to convert the cobalt deposited atop the silicon surface of the nFET device region into an nFET metal silicide contact 30'. The stress state produced during silicidation of the cobalt can

provide a low compressive to tensile stress state within the portion of the silicon containing substrate adjacent the nFET metal silicide contact 30'. Following silicidation the unreacted portion of the cobalt is removed by a selective etch process. The stress is thought to be due to the volumetric change of the resulting silicide compared to the reacted silicon. In the case of CoSi_2 the volume of the silicide is 3% less than the reacted silicon, this is thought to create a mildly tensile stress which would be desirable for the mobility of carriers in nFets. Co_2Si converting to CoSi_2 by contrast has a silicide volume 29% greater than the reacted silicon of the substrate, this will create compressive stresses which improve the mobility of carriers in pFets.

[Para 113] Referring now to FIG. 12, in a next series of process steps, a second protective layer 82 is formed atop the nFET device region 10 leaving the pFET region of the substrate 40 exposed. The pFET region 20 of the substrate 40 is then processed to provide pFET metal silicide contacts 35' that induce a stress field in the substrate 40 that results in strain based device improvements in pFET devices. In one example, a cobalt silicide alloy (for example Co_2Si) is deposited on the exposed Si-containing surface of the pFET region 20 of substrate 40, wherein the stress state produced during silicidation of the cobalt silicon alloy can provide a highly compressive stress state within the portion of the substrate 40 adjacent the pFET metal silicide contact 35'.

[Para 114] The cobalt silicon alloy metal comprises from about 5 atomic weight % to about 25 atomic weight % silicon and 95 atomic weight % to about 75 atomic weight % cobalt. In a preferred embodiment, the cobalt silicon alloy is Co_2Si . It is noted that other silicon concentrations are also contemplated so long as the etch selectivity between the cobalt silicide alloy and the substrate 40 is maintained and a compressive stress is produced during the silicidation process within the pFET region 20 of the substrate 40. Following deposition, a low temperature anneal in the range of 300C to 450C converts the material to a more silicon rich silicide in areas contacting Si.

Selective etchs can be used to remove the Co_2Si but not this more silicon rich silicide and a further anneal in the 600C to 800C will complete the conversion to CoSi_2 for the pFET silicide contact 35'.

[Para 115] The stress differential between the nFET device region 10 and pFET device 20 region of the semiconducting substrate results from the incorporation of Si into the deposited cobalt silicon alloy in the pFET region 20 of the substrate 40. In the present invention, depositing a cobalt alloy layer comprising Si reduces the amount of silicon that is required from the silicon containing substrate to silicide the cobalt alloy layer. By removing less silicon from the silicon lattice of the substrate during silicidation of the cobalt alloy, a volumetric expansion occurs that results in an increase in the compressive strain adjacent to the subsequently formed pFET metal silicide contact. As mentioned earlier the volume difference between the CoSi_2 formed and the silicon reacted from the substrate is approx 29% greater volume after reaction. This will create a compressive stress that will aid the mobility of the pFet carriers.

[Para 116] In another embodiment of the present invention, the pFET device region 20 of the substrate 40 may be processed to provide a platinum silicide. In this embodiment of the present invention the stress differential between the pFET device region 20 and the nFET device region 10 is created by forming a cobalt silicide or cobalt disilicide contact in the nFET device region 10 of the substrate 40 and forming a silicide comprising platinum and cobalt in the pFET device region. The cobalt silicide or cobalt disilicide in the nFET device region of the substrate produces a low compressive or tensile stress field within nFET region 10 and therefore increases carrier mobility and device performance in nFET devices. The silicide comprising platinum and cobalt produces a compressive stress field within the pFET device region and therefore increases carrier mobility and device performance in pFET devices.

[Para 117] These are just 2 examples of materials for optimizing stress in pFets. Examples of silicides that optimize stress in each device are listed. For example CoSi_2 has a ratio of silicide volume to silicon consumed of .97 which should produce a mildly tensile stress and will benefit the mobility of an nFet. PtSi has a ratio of silicide volume to silicon consumed of 1.5 which should produce a compressive stress and will benefit the mobility of a pFet. Further examples of silicides with a ratio of silicide volume to silicon consumed that would favor mobility in nfets would be CrSi_2 with a ratio of 0.9, IrSi_3 with a ratio of 0.9 and MoSi_2 with a ratio of 0.87, other silicides will also meet this criteria. Further examples of silicides with a ratio of silicide volume to silicon consumed that would favor mobility in pfets would be PdSi with a ratio of 1.45, RhSi with a ratio of 1.35 and YSi with a ratio of 2.13, other silicides will also meet this criteria.

[Para 118] Another way to create this stress differential would be to create 2 phases of silicide from the same base metal, for example Zr_2Si has a ratio of 2.7 and would favor pFets and Zr_5Si_3 has a ratio of 0.25 and would favor nFets.

[Para 119] Yet another method to create this stress differential would be to deposit Co on the nFets and form CoSi_2 with a ratio of 0.97 and deposit a Co alloy with 5 % to 25% silicon, which for example depositing Co_2Si to form CoSi_2 would have a ratio of approx 1.29 which would produce a stress favoring the pFets.

[Para 120] While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made with departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

What is claimed is:

- [Claim 1]** 1. A semiconducting structure comprising:
a substrate having a p-type device in a first device region and an n-type device in a second device region;
a first-type silicide contact to said n-type device in said second device region; said first-type silicide having a work function that is substantially aligned to a conduction band of said n-type device in said second device region; and
a second-type silicide contact to said p-type device in said first device region; said second-type silicide having a work function that is substantially aligned to a valence band of said p-type device in said first device region.
- [Claim 2]** 2. The semiconducting structure of Claim 1 wherein said second-type silicide contact is selected from the group consisting of PtSi, Pt₂Si, IrSi, and Pd₂Si, and the first-type silicide contact is selected from the group consisting of CoSi₂, VSi₂, ErSi, ZrSi₂, HfSi, MoSi₂, NiSi, and CrSi₂.
- [Claim 3]** 3. The semiconducting structure of Claim 1 wherein said first-type silicide contact has a contact resistance ranging from substantially 10^{-9} ohm·cm⁻² to 10^{-7} ohm·cm⁻² and said second-type silicide contact has a contact resistance ranging from substantially 10^{-9} ohm·cm⁻² to 10^{-7} ohm·cm⁻².
- [Claim 4]** 4. A method for forming a semiconducting structure comprising:
forming a first silicide layer on at least a first region of a substrate, said first region of said semiconducting substrate comprising first conductivity type devices, wherein said first silicide layer has a work function substantially aligned with a conduction band of said first conductivity type devices; and
forming a second silicide layer on at least a second region of said substrate, said second region of said substrate comprising second conductivity type devices, wherein said second silicide layer has a work function substantially aligned with a valence band of said second conductivity type devices.

[Claim 5] 5. The method of Claim 4 wherein said first region of said substrate comprises at least one nFET device and said second region of said substrate comprises at least one pFET device.

[Claim 6] 6. The method of Claim 5 wherein said second silicide layer is selected from the group consisting of PtSi, Pt₂Si, IrSi, and Pd₂Si, and said first silicide layer is selected from the group consisting of CoSi₂, VSi₂, ErSi, ZrSi₂, HfSi, MoSi₂, NiSi, and CrSi₂.

[Claim 7] 7. The method of Claim 6 wherein said second silicide layer further comprises a material selected from the group consisting of Co, Er, V, Zr, Hf, Mo, Ni, Cr, and combinations thereof, and said first silicide layer further comprises a material selected from the group consisting of Pt, Pd, Ir, and combinations thereof.

[Claim 8] 8. The method of Claim 5 wherein said forming said first silicide layer on said first region of said substrate further comprises:
forming a first protective layer on said substrate, said first protective layer protecting said second region of said substrate and exposing said first region of said substrate;
depositing a first silicide metal on at least said first region of said substrate;
annealing said substrate to convert said first silicide metal to said first silicide layer;
removing said first protective layer.

[Claim 9] 9. The method of Claim 8 wherein said first silicide metal is selected from the group consisting of Co, Er, V, Zr, Hf, Mo, Ni, and Cr.

[Claim 10] 10. The method of Claim 9 wherein said forming said second silicide layer on said second region of said substrate further comprises:
forming a second protective layer on said substrate, said second protective layer protecting said first region of said substrate and exposing said second region of said substrate;
depositing a second silicide metal on said second region of said substrate;

annealing second silicide metal to convert said second silicide metal to said second silicide layer;

removing said second protective layer.

[Claim 11] 11. The method of Claim 10 wherein said second silicide metal is selected from the group consisting of Pt, Ir, and Pd.

[Claim 12] 12. The method of Claim 11 wherein said forming a second silicide metal on said second region of said substrate comprises depositing a second silicide metal on said second region and atop said first silicide layer; and

annealing said second silicide metal to convert said second silicide metal atop said second region to said second silicide layer and diffuse said second silicide metal atop said first region into said first silicide layer.

[Claim 13] 13. The method of Claim 12 wherein said second silicide metal is selected from the group consisting of Pt, Ir, and Pd.

[Claim 14] 14. The method of Claim 5 wherein forming said first silicide layer on said first region of said substrate further comprises depositing a first silicide metal on said first region and said second region of said substrate; and annealing said first silicide metal to form said first silicide layer.

[Claim 15] 15. The method of Claim 14 wherein said forming said second silicide layer on said second device region comprises forming a protective layer over said first silicide layer in said first region of said substrate; and

depositing a second silicide metal atop said first silicide layer in said second region of said substrate; and annealing second silicide metal to diffuse said second silicide metal into said first silicide layer atop in said second region of said substrate to provide a second silicide layer.

[Claim 16] 16. The method of Claim 17 wherein said first silicide metal is selected from the group consisting of Co, Er, V, Er, Zr, Hf, Mo, Ni, Cr, and Er and said second silicide metal is selected from the group consisting of Pt, Ir, and Pd.

[Claim 17] 17. A semiconducting device comprising:

a semiconducting substrate having a first region and a second region;
at least one first type device comprising a first gate region atop a first device channel portion of said semiconducting substrate within said first region and source and drain regions adjacent said first device channel and a first silicide contact to said source and drain regions adjacent said first device channel, said first silicide contact producing a first strain in said first region of said semiconducting substrate; and
at least one second type device comprising a second gate region atop a second device channel portion of said semiconducting substrate within said second region, source and drain regions adjacent said second device channel and a second silicide contact to said source and drain regions adjacent said second device channel, said second silicide contact producing a second strain in said second region of said substrate, wherein said first strain and said second strain are compressive strains and said first compressive strain is greater than said second compressive strain, or said first strain is a compressive strain and said second strain is a tensile strain, or said first strain is a tensile strain and said second strain is a tensile strain and said first tensile strain is less than said second tensile strain.

[Claim 18] 18. The semiconducting device of Claim 17 wherein said at least one first type device is a pFET and said at least one second type device is an nFET.

[Claim 19] 19. The semiconducting device of Claim 17 wherein said first silicide contact is selected from the group consisting of PtSi, PdSi, CoSi₂, and Zr₂Si where the ratio of the silicide volume to the reacted silicon in the substrate is greater than 1, and said second silicide contact is selected from the group consisting of CoSi₂, IrSi₃, CrSi₂, MoSi₂, and Zr₅Si₃ where the ratio of

the silicide volume to the reacted silicon in the substrate is less than the ratio of the first silicide.

[Claim 20] 20. A method for forming a semiconducting structure comprising:

forming a first silicide layer on at least a first region of a substrate, said first region of said semiconducting substrate comprising first conductivity type devices, said first silicide layer producing a first strain within said first region of said semiconducting substrate; and

forming a second silicide layer on at least a second region of said substrate, said second region of said substrate comprising second conductivity type devices, said first silicide layer produces a second strain within said second region of said semiconducting substrate, wherein said first strain is different from said second strain.

[Claim 21] 21. The method of Claim 20 wherein said first strain increases carrier mobility in pFET devices and said second strain increases carrier mobility in nFET devices.

[Claim 22] 22. The method of Claim 21 wherein said forming said first silicide layer on said first region of said substrate further comprises:

forming a first protective nitride layer on said substrate, said first protective nitride layer protecting said second region of said substrate and exposing said first region of said substrate;

depositing a first silicide metal on at least said first region of said substrate;

annealing said substrate to convert said first silicide metal to said first silicide layer;

and

removing said first protective nitride layer.

[Claim 23] 23. The method of Claim 22 wherein said first silicide metal is a cobalt silicon alloy comprising 5% to 25 % silicon and 95% to 75% cobalt by atomic weight percent.

[Claim 24] 24. The method of Claim 22 wherein said first silicide is selected from the group consisting of PtSi, PdSi, CoSi₂, and Zr₂Si where the ratio of the silicide volume to the reacted silicon in the substrate is greater than 1.

[Claim 25] 25. The method of Claim 23 wherein said forming said second silicide layer on said second region of said substrate further comprises:

forming a second protective nitride layer on said substrate, said second protective nitride layer protecting said first region of said substrate and exposing said second region of said substrate;

depositing a second silicide metal on said second region of said substrate;

annealing second silicide metal to convert said second silicide metal to said second silicide layer;

removing said second protective nitride layer.

[Claim 26] 26. The method of Claim 25 wherein said second silicide is selected from the group consisting of CoSi₂, IrSi₃, CrSi₂, MoSi₂, and Zr₅Si₃ where the ratio of the silicide volume to the reacted silicon in the substrate is less than the ratio of the first silicide.

[Claim 27] 27. The method of Claim 24 wherein said forming said second silicide layer on said second region of said substrate further comprises:

forming a second protective nitride layer on said substrate, said second protective nitride layer protecting said first region of said substrate and exposing said second region of said substrate;

depositing a second silicide metal on said second region of said substrate;

annealing second silicide metal to convert said second silicide metal to said second silicide layer;

removing said second protective nitride layer.

[Claim 28] 28. The method of Claim 27 wherein said second silicide is selected from the group consisting of CoSi_2 , IrSi_3 , CrSi_2 , MoSi_2 , and Zr_5Si_3 where the ratio of the silicide volume to the reacted silicon in the substrate is less than the ratio of the first silicide.

FIG. 1




FIG. 2
Pfet Ioff VS Idlin




FIG. 3




FIG. 4





FIG. 5



3/5

FIG. 6




FIG. 7




FIG. 8





FIG. 12



INTERNATIONAL SEARCH REPORT

International application No.
PCT/US05/46097

A. CLASSIFICATION OF SUBJECT MATTER
 IPC: **H01L 21/8238**(2006.01),**29/772**(2006.01),**29/78**(2006.01)

 USPC: 438/199;257/369
 According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
 Minimum documentation searched (classification system followed by classification symbols)
 U.S. : 438/199;257/369

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
 EAST ((257/ or 438/) and CMOS and (silicide with (stress or strain)))

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X,P	US 2005/0093059 (BELYANSKY et al) 5 May 2005 (05.05.2005), Figures 8-12, paragraphs [0007], [0014], [0037], [0039], [0042]	1-28
X,P	US 2005/0156208 (LIN et al) 21 July 2005 (21.07.2005), paragraphs [0025], [0116]	1-28
Y,P	US 6,869,866 (CHIDAMBARRAO et al) 22 March 2005 (22.03.2005) column 2, lines 5-18; column 6 lines 39-59	1-28

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 05 April 2006 (05.04.2006)	Date of mailing of the international search report 06 JUN 2006
Name and mailing address of the ISA/US Mail Stop PCT, Attn: ISA/US Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 Facsimile No. (571) 273-3201	Authorized officer <i>Phonba for Bell</i> Eddie Lee Telephone No. (571) 272-1950