

(51) International Patent Classification:
H02H 9/02 (2006.01)

(21) International Application Number:
PCT/US2018/023796

(22) International Filing Date:
22 March 2018 (22.03.2018)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
15/495,149 24 April 2017 (24.04.2017) US

(71) Applicant: VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC. [US/US]; 35 Dory Road, Gloucester, Massachusetts 01930 (US).

(72) Inventors: LUBICKI, Piotr; 7 Crestwood Lane, Peabody, Massachusetts 01960 (US). JAZEBI, Saeed; 9 Magnolia Way, Apt 929, Peabody, Massachusetts 01960 (US). MORRELL, David; 22 Hanson Street, Wakefield, Massachusetts 01880 (US). EMMANUEL, George; 24 King Street, Apt 2, Peabody, Massachusetts 01960 (US). MURPHY, Paul; 343 South Street, Reading, Massachusetts 01867 (US).

(74) Agent: ROY, Ronnen A.; Kacvinsky Daisak Bluni PLLC, 101 Carnegie Center, Suite 106, Princeton, New Jersey 08540 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: FAULT CURRENT LIMITER PROVIDING SYMMETRICAL ELECTROSTATIC SHIELDING




FIG. 1

(57) Abstract: Embodiments of the disclosure include a fault current limiter (FCL) providing symmetrical electrostatic shielding. In some embodiments, a FCL includes a superconductor maintained at a first voltage greater than zero voltage, and an enclosure containing the superconductor, the enclosure maintained at a second voltage greater than zero voltage, wherein the second voltage is different from the first voltage. The FCL may include an electrical connection directly coupling the superconductor and the enclosure, wherein the electrical connection enables each of a plurality of current limiting modules of the superconductor to receive, during a fault condition, an equal or unequal sub-portion of a total voltage drop.

Published:

— *with international search report (Art. 21(3))*

FAULT CURRENT LIMITER PROVIDING SYMMETRICAL ELECTROSTATIC SHIELDING

[0001] This application claims the benefit of priority to, U.S. Patent Application No. 15/495,149, filed April 24, 2017, entitled "Fault Current Limiter Providing Symmetrical Electrostatic Shielding," which application is incorporated herein by reference in its entirety.

Field

[0002] This disclosure relates to fault current limiters, and more particularly to a fault current limiter system providing symmetrical electrostatic shielding.

Background

[0003] In electric power transmission and distribution networks, fault current conditions may occur. A fault current condition is an abrupt surge in the current flowing through the network caused by faults or short circuits in the network. Causes of the faults may include lightning striking the network, and downing and grounding of the transmission power lines due to severe weather or falling trees. When faults occur, a large load appears instantaneously. This surge or fault current condition is undesirable as the condition may damage the network or equipment connected to the network. In particular, the network and the equipment connected thereto may burn or, in some cases, explode. The network, in response, delivers a large amount of current (i.e. overcurrent) to this load or, in this case, the faults.

[0004] A fault current limiter (FCL) is a device for limiting fault currents, such as in a power system. Various types of FCLs have been developed over the years, including superconducting fault current limiters (SCFCLs), solid state fault current limiters, inductive fault current limiters, as well as other varieties known in the art. The FCL may be implemented in a system having

generation, transmission, and distribution networks for providing power to various industrial, commercial, and/or residential electrical loads.

[0005] Generally, the SCFCL comprises a superconducting circuit exhibiting almost zero resistivity below a critical temperature level T_c , a critical magnetic field level H_c , and a critical current level I_c . If at least one of the conditions is raised above the critical level, the circuit becomes quenched and exhibits resistivity. During normal operation, the superconducting circuit of the SCFCL system is maintained below T_c , H_c , and I_c . During a fault, one or more the conditions is raised above the critical level T_c , H_c , and I_c . Instantaneously, the superconducting circuit in the SCFCL system is quenched and resistance surges, thus limiting transmission of the fault current. Following some time delay and after the short circuit fault is cleared, T_o , H_o and I_o are returned to normal values and current is transmitted through the network and the SCFCL system.

[0006] The SCFCL may comprise an enclosure electrically decoupled from ground, so the enclosure is electrically isolated from ground potential. In other embodiments, the enclosure may be grounded. The SCFCL may also have first and second terminals electrically connected to one or more current carrying lines. Maintaining the superconducting circuit at a low temperature within the enclosure using, for example, a coolant such as liquid nitrogen or another cryogenic gas may be desirable. Yet during a fault, voltage starts to build up across the superconducting circuit, creating gaseous bubbles (e.g., nitrogen) inside the enclosure. The bubbles weaken the dielectric strength of the coolant. Increasing a physical clearance between the superconducting circuit within the enclosure and the walls of the enclosure helps to increase the high voltage capability (dielectric strength) of the unit to overcome the deficiencies created by bubbles. Still, increasing the overall size of the enclosure is undesirable.

[0007] With respect to these and other considerations the present disclosure is provided.

Brief Summary

[0008] A fault current limiter system according to an embodiment of the present disclosure includes a superconductor matrix within an enclosure, the superconductor matrix electrically connected to a set of terminals, and an electrical connection electrically connected between the matrix and the enclosure. The electrical connection permits a voltage across the superconductor matrix with respect to the enclosure to be less than a total voltage across the set of terminals.

[0009] A fault current limiter according to an embodiment of the present disclosure includes a superconductor maintained at a first voltage greater than zero voltage, and an enclosure containing the superconductor, the enclosure maintained at a second voltage greater than zero voltage, wherein the second voltage is different from the first voltage.

[0010] A method of providing symmetrical electrostatic shielding in a fault current limiter according to an embodiment of the present disclosure includes, maintaining a superconductor at a first voltage greater than zero voltage, and maintaining an enclosure at a second voltage greater than zero voltage. The second voltage is different from the first voltage, and the enclosure contains the superconductor.

Brief Description of the Drawings

[0011] The accompanying drawings illustrate example approaches of the disclosure, including the practical application of the principles thereof, as follows:

[0012] FIG. 1 depicts a perspective view of an example FCL system according to embodiments of the disclosure;

[0013] FIG. 2 depicts a schematic view of the FCL system of FIG. 1 during a superconducting condition according to embodiments of the disclosure;

[0014] FIG. 3 depicts a schematic view of the FCL system of FIG. 1 during a fault condition according to embodiments of the disclosure;

[0015] FIG. 4 depicts a schematic view of the FCL system of FIG. 1 during a fault condition when a current protection device is opened according to embodiments of the disclosure;

[0016] FIG. 5 depicts a schematic view of an example FCL system during a superconducting condition according to embodiments of the disclosure;

[0017] FIG. 6 depicts is a flowchart illustrating an example method for providing symmetrical electrostatic shielding in a fault current limiter system according to embodiments of the present disclosure;

[0018] FIG. 7 depicts is a flowchart illustrating an example method for providing symmetrical electrostatic shielding in a fault current limiter system according to embodiments of the present disclosure.

[0019] The drawings are not necessarily to scale. The drawings are merely representations, not intended to portray specific parameters of the disclosure. The drawings are intended to depict example embodiments of the disclosure, and therefore are not be considered as limiting in scope. In the drawings, like numbering represents like elements.

Detailed Description

[0020] The present embodiments will now be described more fully hereinafter with reference to the accompanying drawings, where some embodiments are shown. The subject matter of the

present disclosure may be embodied in many different forms and are not to be construed as limited to the embodiments set forth herein. These embodiments are provided so this disclosure will be thorough and complete, and will fully convey the scope of the subject matter to those skilled in the art. In the drawings, like numbers refer to like elements throughout.

[0021] As used herein, an element or operation recited in the singular and proceeded with the word “a” or “an” are understood as possibly including plural elements or operations, except as otherwise indicated. Furthermore, various embodiments herein have been described in the context of one or more elements or components. An element or component may comprise any structure arranged to perform certain operations. Although an embodiment may be described with a limited number of elements in a certain topology by way of example, the embodiment may include more or less elements in alternate topologies as desired for a given implementation. Note any reference to “one embodiment” or “an embodiment” means a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment. The appearances of the phrases “in one embodiment,” “in some embodiments,” and “in various embodiments” in various places in the specification are not necessarily all referring to the same embodiment.

[0022] The present embodiments involve FCL systems providing symmetrical electrostatic shielding. In some embodiments, the FCL system includes a set of terminals in communication with a shunt reactor, and a superconducting matrix within an enclosure (e.g., a cryostat). The plurality of current limiting modules may be in communication with the set of terminals. The FCL further includes an electrical connection directly electrically connected to the enclosure, the electrical connection further connected between the plurality of current limiting modules. Arrangement of the electrical connection between the enclosure and superconducting matrix

enables each of the plurality of current limiting modules to receive, during a fault condition, a sub-portion of a total voltage drop across the plurality of current limiting modules. In some embodiments, each current limiting module is a superconductor.

[0023] In some embodiments, the enclosure of the FCL system may be a cryostat of a superconducting fault current limiter connected to a phase voltage in order to reduce a clearance between the current limiting modules and the enclosure. This approach may be referred to as a live tank design. Clearances for lightning and switching impulses, for example, can be significantly reduced for live tanks using the approaches of the disclosure.

[0024] Embodiments of the present disclosure further address overvoltage conditions potentially occurring during the operation of a SCFCL. For example, during use, the superconductor may become resistive during a fault condition. As the result, voltage starts to build up across the current limiting elements. Simultaneously, heat generated in a tape of the SCFCL creates bubbles (e.g., gaseous nitrogen) inside the enclosure. The bubbles weaken the dielectric strength of the liquid nitrogen. Embodiments of the present disclosure advantageously avoid a voltage (e.g., a differential voltage) from asymmetrically building up on one of the terminals connected to the current limiting elements by providing proper clearance between the current limiting elements and the enclosure when this fault condition is present.

[0025] In some approaches, in order to optimize the clearances between current limiting elements and the enclosure wall in a geometrically symmetric design, a middle element in the form of an electrically conductive conduit or wire can be connected to the enclosure. As arranged, the voltage between the terminals and the enclosure on both sides of the current limiting elements/tank can be reduced, for example, to half the total voltage drop across the current limiting elements. In this case, the reference (voltage) for each module is the middle

point of the matrix for a particular tank, different from previous approaches wherein all modules are floated based on the line voltage.

[0026] Approaches herein advantageously enable the FCL system to be scaled for higher voltages, as the voltage breakdown (kV/mm) does not change linearly with the clearance, and the voltage breakdown (kV/mm) is significantly lower for larger gaps. An advantage of this approach is the stipulation for voltage isolation is reduced by up to a factor of 2 and, therefore, the final size of the enclosure can be reduced.

[0027] Referring now to FIG. 1, an example FCL system 100 (e.g., a superconductor fault current limiter system) will be described in greater detail. As shown, the FCL system 100 may include one or more current limiting modules 114, 116 arranged together as a superconductor, or a superconducting matrix (hereinafter “matrix”) 106. The matrix 106 may be disposed within a chamber 108 of an enclosure 107 (e.g., a cryostat tank). In some embodiments, the enclosure 107 may be an electrically conductive metallic tank, e.g., including multiple layers and a thermally and/or electrically insulating medium interposed therebetween the layers. In other embodiments, the enclosure 107 may be a thermally and/or electrically insulating tank such as those made with fiberglass or other dielectric material. In example embodiments, the superconducting matrix 106 may be maintained at a first voltage greater than zero voltage, and the enclosure 107 may be maintained at a second voltage greater than zero voltage, wherein the second voltage is different from the first voltage. For example, the first voltage may be less than the second voltage.

[0028] As shown, a plurality of insulating supports 110 are coupled to the enclosure 107, wherein the insulating supports 110 are positioned between the enclosure 107 and ground 112. In cases where the enclosure 107 is not connected to ground 112, the arrangement is referred to

as a floating tank configuration. The insulating supports 110 may be used to insulate various voltages from one another. For example, the insulating supports 110 are used to isolate the enclosure 107, and the components contained therein, from ground 112.

[0029] Within the matrix 106, each of the current limiting modules 114, 116 may be a resistive fault current limiter, an inductive fault current limiter, a superconductor fault current limiter, or a solid state fault current limiter. The FCL system 100 may also include one or more electrical bushings 120 and 122, wherein a distal end of each electrical bushing 120, 122 may be coupled to respective current lines 124, 126 via terminals 130, 132. The electrical bushings 120, 122 may surround respective terminals 130, 132, wherein the electrical bushings 120, 122 extend through an upper wall 145 of the enclosure 107. The terminals 130, 132 may be disposed on opposite ends of a shunt reactor 136, for example as shown. In some embodiments, the current lines 124, 126 may be transmission lines used to transmit power from one location to another (e.g. current source to current end users), or power or current distribution lines. Collectively, the current lines 124, 126, and the shunt reactor 136 form a first electrical path 140. The set of terminals 130, 132 and the matrix 106 are connected along a second electrical path 141. In some embodiments, a generator is used to create a voltage 'V', referenced to the voltage of the enclosure 107. This voltage is used to power various components of the FCL system 100.

[0030] As can be seen, the FCL system 100 forms two parallel electrical paths 140, 141 branching between respective current lines 124, 126. Accordingly, the matrix 106 and the shunt reactor 136 are arranged in an electrically parallel fashion in the FCL system 100 along the respective electrical paths 140, 141. In some embodiments, the current limiting modules 114, 116 of the superconductor matrix 106 are connected along the second electrical path 141. Under normal operating conditions, the FCL system 100 is configured to draw approximately one

hundred percent of load current through the matrix 106 and approximately zero percent of load current through the shunt reactor 136. Yet when a fault condition or event occurs, the shunt reactor 136 is configured to draw a majority of the load current, thus limiting the current passing through the matrix 106.

[0031] In some approaches, an inner conductive material (not shown) in the bushings 120, 122 may connect the terminals 130, 132 to the current limiting modules 114, and 116 of the matrix 106 via respective terminal connections 133, 135. Meanwhile, an outer insulator (not shown) may be used to insulate the enclosure 107 from the inner conductive material, thus allowing the enclosure 107 and the terminals 130, 132 and/or the superconducting matrix 106 to be at different electrical potentials. If desired, the matrix 106 may include an optional internal shunt reactor to connect the conductive material contained in the electrical bushings 120, 122.

[0032] The temperature of one or more of the current limiting modules 114, 116 may be maintained at a desired temperature range by a coolant 142 contained within the chamber 108 of the enclosure 107. To maintain a low temperature range within the enclosure 107, liquid nitrogen or another cryogenic gas may be used as the coolant 142. Although not shown, the coolant 142 may be cooled using an electrical cooling system.

[0033] As further shown, the FCL system 100 may include an electrical connection 144 directly electrically connected to the enclosure 107. As shown, the electrical connection 144 is connected at one end to the upper wall 145 of the enclosure 107, and at a second end to the matrix 106, e.g., between the current limiting modules 114, 116. In some embodiments, the electrical connection 144 is coupled between the current limiting modules 114, 116 to cause current limiting module 114 to be connected in series with current limiting module 116. As will

be described in greater detail below, the electrical connection 144 permits a first voltage across the matrix 106 to be less than a second voltage across the terminals 130, 132.

[0034] Turning now to FIGs. 2-5, operation of the FCL system 100 will be described in greater detail. During use, the FCL system 100 may provide fault current protection by limiting load current passing between the current lines 124, 126. Under normal operation mode, a load current may periodically, occasionally, or always pass through the FCL system 100. For example, as shown in FIG. 2, the load current in normal operation mode exhibits a current level so the superconductor elements remain in a superconducting state and therefore transmit the load current through current limiting modules 114, 116 (e.g., superconductor modules) with zero resistance when the load current passes through the matrix 106. As shown, voltage along the first and second electrical paths 140 and 141 is zero, or approximately zero. Furthermore, during the superconducting condition depicted in FIG. 2, a current protection device (CPD) 150, such as a switch mechanism including a set of contacts, is in a closed or connected position. The CPD 150 may be disposed within the enclosure 107, or externally. In some embodiments, the CPD 150 is connected in series with matrix 106, e.g., current limiting module 116.

[0035] As demonstrated in FIG. 3, during a fault current condition the FCL system 100 transitions between the superconducting condition to a non-superconducting mode (i.e., complete quench) while the CPD 150 may remain closed. As shown, voltage is divided by a number of independent modules (e.g., current limiting modules 114, 116) stacking up to make the total voltage drop over the matrix 106. In some embodiments, the matrix 106 may be maintained at the first voltage (e.g., $V/2$) greater than zero voltage, and the enclosure 107 may be maintained at the second voltage (e.g., V) greater than zero voltage. As shown, the second voltage V is greater than the first voltage $V/2$. In this embodiment, the first voltage (i.e., reference voltage) for each

current limiting module 114, 116 is the middle point of the matrix 106 for the enclosure 107. As such, each of the current limiting modules 114, 116 is configured to receive, during a fault condition, a sub-portion (i.e., $V/2$) of the total voltage along the second electrical path 141. By providing the electrical connection 144 between the current limiting modules 114, 116, the stipulation for voltage isolation is reduced by up to a factor of 2. The voltage between the terminals 130, 132 to the enclosure 107 (on both sides) may therefore be reduced to half the total voltage drop across the matrix 106.

[0036] As demonstrated in FIG. 4, the CPD 150 may then be opened, causing voltage across the current limiting modules 114, 116 to go to zero, and the voltage to be delivered across the shunt reactor 136 along the first electrical path 140. As further shown, voltage is seen across the CPD 150, as well as along the terminal 132. In the condition demonstrated, the FCL system 100 is recovered to normal. The CPD 150 may then be subsequently closed, returning the FCL system 100 to the state depicted in FIG. 2.

[0037] Turning now to FIG. 5, a FCL system 200 according to embodiments of the disclosure will be described in greater detail. In this embodiment, a plurality of modular fault current limiters 201A-n are combined to provide a symmetrical shielding approach. Specifically, the FCL system 200 may include multiple current limiting modules 214A-n and 216A-n arranged collectively as respective matrices 206A-n within each enclosure 207A-n. In some embodiments, the plurality of modular fault current limiters 201A-n may be stacked vertically to decrease an overall footprint. As shown, the FCL system 200 includes many or all of the features previously described in relation to the FCL system 100 of FIGs. 1-4. As such, just certain aspects of the FCL system 200 will hereinafter be described for the sake of brevity.

[0038] In this embodiment, modular fault current limiter 201A includes one or more electrical bushings 220A and 222A coupled to respective current lines 224A, 226A via terminals 230A, 232A. The terminals 230A, 232A may be disposed on opposite ends of the shunt reactor 236A, for example as shown. Collectively, the set of terminals 230A, 232A, the current lines 224A, 226A, and the shunt reactor 236A form a first electrical path 240A. The first electrical path 240A is connected with first electrical path 240B of adjacent modular fault current limiter 201B, wherein first electrical path 240B includes a second set of terminals 230B, 232B in communication with a second shunt reactor 236B. As shown, the second shunt reactor 236B is electrically connected in series with the shunt reactor 236A. A second plurality of current limiting modules 214B, 216B within the second enclosure 207B are connected in electrical communication with the second set of terminals 230B, 232B. As further shown, the modular fault current limiter 201B includes a second electrical connection 244B directly electrically connected to the second enclosure 207B, the second electrical connection 244B further connected to matrix 206B, e.g., between the second plurality of current limiting modules 214B, 216B. The modular fault current limiter 201n includes many or all of the same features of modular fault current limiters 201A-B and, as such, will not be described in detail for the sake of brevity.

[0039] As shown, the plurality of modular fault current limiters 201A-n may be combined in series to provide a symmetrical shielding approach. In some embodiments, each modular fault current limiter 201A-n is a floating fault current limiter, wherein the total voltage V is divided by a number 'n' of modular fault current limiters. For example, in the embodiment shown, modular fault current limiters 201A-B receive, respectively, voltages V_1 and V_2 . As further shown, voltages V_1 and V_2 may be divided by a number of independent modules (e.g., current limiting

modules 214A-B, 216A-B) stacking up to make the total voltage drop over each respective matrix 206A-B. In this embodiment, the reference voltage for each current limiting module 214A-B, 216A-B is the middle point of each matrix 206A-B. As such, each of the current limiting modules 214A-B, 216A-B is configured to receive, during a fault condition, an equal or unequal sub-portion (e.g., $V1/2$ and $V2/2$) of the total voltage V . The voltage between the terminals 230A-n, 232A-n to each enclosure 207A-n (on both sides) may therefore be reduced to half the total voltage drop across each respective matrix 206A-n.

[0040] Turning now to FIG. 6, depicted is a flow diagram of a process 300 for providing symmetrical electrostatic shielding in a fault current limiter system in accordance with certain aspects of the present disclosure. As shown, the process 300 may include providing a first electrical path including a set of terminals in communication with a shunt reactor, as shown at block 301. The process 300 may further include providing a second electrical path including a plurality of current limiting modules within an enclosure, the plurality of current limiting modules in communication with the set of terminals, as shown at block 303.

[0041] The process 300 may further include delivering a voltage through the first electrical path during a superconducting condition and delivering the voltage through the second electrical path during a fault condition, wherein an electrical connection directly electrically connected to the enclosure causes the voltage to be delivered equally (or unequally) to each of the plurality of current limiting modules, as shown at block 305. In some embodiments, the process 300 further includes connecting a CPD to the plurality of current limiting modules, wherein the CPD is closed during the superconducting condition and opened during the fault condition. In some embodiments, the CPD is directly electrically connected in series with one of the plurality of

current limiting modules. In some embodiments, the process 300 further includes electrically connecting the electrical connection to an interior surface of the enclosure.

[0042] Turning now to FIG. 7, depicted is a flow diagram of a process 400 for providing symmetrical electrostatic shielding in a fault current limiter system in accordance with certain aspects of the present disclosure. As shown, the process 400 may include maintaining a superconductor at a first voltage greater than zero voltage, as shown at block 401. The process 400 may further include maintaining an enclosure at a second voltage greater than zero voltage, wherein the second voltage is different from the first voltage, and wherein the enclosure contains the superconductor, as shown at block 403. In some embodiments, the second voltage is greater than the first voltage.

[0043] In summation, various embodiments herein describing FCL systems provide a first advantage including reduction of a voltage isolation by up to a factor of 2. As a result, the final size of the FCL system, and in particular the enclosure, may be reduced significantly. A second advantage of the embodiments of the disclosure includes optimizing physical clearances between the matrix and the cryostat wall in a geometrically symmetric design as a result of the electrical connection being directly electrically connected to the cryostat. The voltage between the matrix terminals to the cryostat walls (e.g., on both sides) can be reduced to half the total voltage drop across the matrix. Reduction in voltage is advantageous to scale-up the FCL system for higher voltages, since the voltage breakdown (kV/mm) does not change linearly with the clearance.

[0044] The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments

and modifications are intended to fall within the scope of the present disclosure. Furthermore, the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose. Those of ordinary skill in the art will recognize the usefulness is not limited thereto and the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Thus, the claims set forth below are to be construed in view of the full breadth and spirit of the present disclosure as described herein.

What is claimed is:

1. A fault current limiter system comprising:
a superconductor matrix within an enclosure, the superconductor matrix electrically connected to a set of terminals; and
an electrical connection electrically connected between the superconductor matrix and the enclosure, wherein the electrical connection permits a voltage across the superconductor matrix with respect to the enclosure to be less than a total voltage across the set of terminals.
2. The fault current limiter system of claim 1, further comprising a current protection device electrically connected in series with the superconductor matrix.
3. The fault current limiter system of claim 1, further comprising a shunt reactor connected between the set of terminals, the shunt reactor further connected in parallel with the superconductor matrix.
4. The fault current limiter system of claim 1, wherein the superconductor matrix includes a plurality of current limiting modules.
5. The fault current limiter system of claim 4, wherein each of the plurality of current limiting modules receives a sub-portion of the voltage across the superconductor matrix.
6. The fault current limiter system of claim 1, wherein the superconductor matrix includes a first superconductor connected in parallel with a second superconductor.

7. A fault current limiter, comprising:
a superconductor maintained at a first voltage greater than zero voltage; and
an enclosure containing the superconductor, the enclosure maintained at a second voltage greater than zero voltage, wherein the second voltage is different from the first voltage.
8. The fault current limiter of claim 7, wherein the first voltage is less than the second voltage.
9. The fault current limiter of claim 7, wherein the superconductor is a superconductor matrix electrically connected to a set of terminals, and wherein the superconductor matrix is coupled to the enclosure by an electrical connection.
10. The fault current limiter of claim 9, further comprising a current protection device electrically connected in series with the superconductor matrix.
11. The fault current limiter of claim 9, further comprising a shunt reactor connected between the set of terminals, the shunt reactor further connected in parallel with the superconductor matrix.
12. A method of providing symmetrical electrostatic shielding in a fault current limiter, the method comprising:
maintaining a superconductor at a first voltage greater than zero voltage; and

maintaining an enclosure at a second voltage greater than zero voltage, wherein the second voltage is different from the first voltage, and wherein the enclosure contains the superconductor.

13. The method of claim 12, further comprising:

electrically connecting the superconductor to a set of terminals; and

electrically connecting the superconductor to the enclosure via an electrical connection, wherein the electrical connection permits the first voltage across the superconductor to be less than the second voltage across the set of terminals.

14. The method of claim 13, further comprising connecting a shunt reactor between the set of terminals, the shunt reactor further connected in parallel with the superconductor.

15. The method of claim 12, further comprising connecting a current protection device to the superconductor, wherein the current protection device is closed during a superconducting condition and opened during a fault condition.

1/7




FIG. 1

2/7




FIG. 2

3/7




FIG. 3

4/7




FIG. 4






FIG. 5

6/7

**FIG. 6**

7/7

**FIG. 7**

A. CLASSIFICATION OF SUBJECT MATTER**H02H 9/02(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H02H 9/02; H02H 7/00; H01J 27/00; H01B 12/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: fault current limiter, superconductor, enclosure, voltage, terminal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2013-0201588 A1 (VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.) 08 August 2013 See paragraphs [0026], [0044]; claim 1; and figures 1A-3A.	1-15
A	US 2010-0254048 A1 (FRANCIS ANTHONY DARMANN) 07 October 2010 See paragraph [0053]; and figure 1.	1-15
A	US 2007-0023680 A1 (KASEGN D. TEKLETSADIK) 01 February 2007 See paragraph [0017]; and figure 1.	1-15
A	US 2009-0156409 A1 (DREW W. HAZELTON et al.) 18 June 2009 See paragraph [0012]; and figure 7.	1-15
A	US 2005-0068701 A1 (BANG-WOOK LEE et al.) 31 March 2005 See paragraph [0046]; and figure 2.	1-15



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

10 July 2018 (10.07.2018)

Date of mailing of the international search report

10 July 2018 (10.07.2018)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea



Facsimile No. +82-42-481-8578

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/023796

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013-0201588 A1	08/08/2013	CN 102576799 A	11/07/2012
		CN 102576799 B	06/05/2015
		EP 2446489 A2	02/05/2012
		EP 2446489 B1	03/06/2015
		JP 2012-531881 A	10/12/2012
		JP 2016-067201 A	28/04/2016
		JP 5864416 B2	17/02/2016
		KR 10-1685994 B1	13/12/2016
		KR 10-2012-0037466 A	19/04/2012
		TW 201112554 A	01/04/2011
		TW I487227 B	01/06/2015
		US 2010-0296208 A1	25/11/2010
		US 2014-0323313 A1	30/10/2014
		US 8467158 B2	18/06/2013
		US 8804288 B2	12/08/2014
		US 9391450 B2	12/07/2016
		WO 2010-151583 A2	29/12/2010
		WO 2010-151583 A3	24/02/2011
US 2010-0254048 A1	07/10/2010	AU 2008-329552 A1	04/06/2009
		AU 2008-329552 B2	17/06/2010
		AU 2008-329552 C1	18/11/2010
		AU 2010-214736 A1	23/09/2010
		AU 2010-214736 B2	09/12/2010
		CA 2703291 A1	04/06/2009
		CA 2703291 C	12/07/2016
		CN 101878572 A	03/11/2010
		DK 2212980 T3	11/08/2014
		DK 2287861 T3	05/10/2015
		EP 2212980 A1	04/08/2010
		EP 2212980 A4	19/12/2012
		EP 2212980 B1	14/05/2014
		EP 2287861 A2	23/02/2011
		EP 2287861 A3	13/06/2012
		EP 2287861 B1	08/07/2015
		ES 2488967 T3	01/09/2014
		ES 2549130 T3	23/10/2015
		JP 2011-505112 A	17/02/2011
		KR 10-2010-0072082 A	29/06/2010
		MX 2010005761 A	30/07/2010
		PT 2212980 E	27/08/2014
		PT 2287861 E	29/10/2015
		RU 2010121235 A	10/01/2012
		US 8705215 B2	22/04/2014
		WO 2009-067746 A1	04/06/2009
		ZA 201004015 B	28/07/2010
US 2007-0023680 A1	01/02/2007	US 7375933 B2	20/05/2008
		WO 2007-002121 A2	04/01/2007

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2018/023796

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		WO 2007-002121 A3	30/08/2007
US 2009-0156409 A1	18/06/2009	BR PI0820835 A2	16/06/2015
		CN 101926067 A	22/12/2010
		EP 2223402 A1	01/09/2010
		JP 2011-508968 A	17/03/2011
		KR 10-2010-0106486 A	01/10/2010
		WO 2009-079591 A1	25/06/2009
US 2005-0068701 A1	31/03/2005	CN 100452606 C	14/01/2009
		CN 1619913 A	25/05/2005
		JP 2005-109511 A	21/04/2005
		JP 4295189 B2	15/07/2009
		KR 10-0505054 B1	02/08/2005
		KR 10-2005-0031750 A	06/04/2005
		US 7345858 B2	18/03/2008