

US006711666B1

(12) United States Patent

Feldman

(10) Patent No.:

US 6,711,666 B1

(45) Date of Patent:

Mar. 23, 2004

(54) IBM PC COMPATIBLE MULTI-CHIP MODULE

(75) Inventor: David L. Feldman, Menlo Park, CA

(US)

(73) Assignee: ZF Micro Solutions, Inc., Palo Alto,

CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 1048 days.

(21) Appl. No.: 09/524,858

(22) Filed: Mar. 14, 2000

Related U.S. Application Data

- (63) Continuation of application No. 08/757,896, filed on Nov. 27, 1996, which is a continuation-in-part of application No. 08/564,688, filed on Nov. 29, 1995, now Pat. No. 5,742,844.
- (51) Int. Cl.⁷ G06F 15/00
- (52) **U.S. Cl.** **712/32**; 710/105; 710/129; 361/728; 438/112

438/112; 710/105, 129

(56) References Cited

U.S. PATENT DOCUMENTS

4,763,188 A	*	8/1988	Johnson	357/74
5,210,939 A	*	5/1993	Mallik et al	29/840
5,646,542 A	*	7/1997	Zamborelli et al	324/755
5 659 680 A	*	8/1997	Cunningham et al	395/183 01

OTHER PUBLICATIONS

Mano, Computer System Architecture, Second Edition, Prentice-Hall, Inc., p. 39, 1982.*

Intel386 SL Microprocessor Superset, System Design Guide, pp. 2–3 and D–4, 1992.*

* cited by examiner


Primary Examiner—John Follansbee

(74) Attorney, Agent, or Firm-Edward S. Wright

(57) ABSTRACT

A multi-chip module and a chip set that comprises a plurality of the multi-chip modules. The multi-chip module includes a plurality of functional circuits provided on a substrate, the circuits defining a plurality of signal inputs and outputs. A plurality of pins are secured in a single row along the periphery of the substrate and are connected to the inputs and outputs. The pins include a set of 91 signal pins, two ground pins, and a power pin, the signal pins having a configuration complying in number and signal type with the IEEE-Prequirements to define an ISA bus. The multi-hip module includes a rectangular housing wherein the pins, in the form of gull wing pins, extend laterally from a peripherally extending wall. The ISA bus pins extend along one side and partially along adjacent sides of the rectangular module. The functional circuits of one embodiment of the module include a CPU, serial interfaces, a parallel interface, a hard drive interface, a floppy disk interface, a keyboard interface, and flash memory. Other multi-chip modules can include a PCMCIA interface, an Ethernet interface, or a display controller.

7 Claims, 7 Drawing Sheets











FIG.-3














IBM PC COMPATIBLE MULTI-CHIP MODULE

CROSS REFERENCE TO RELATED APPLICATIONS

This is a continuation of Ser. No. 08/757,896, filed Nov. 27, 1996, which is a continuation-in-part of Ser. No. 08/564, 688, filed Nov. 29, 1995, now U.S. Pat. No. 5,742,844.

FIELD OF THE INVENTION

This invention relates to a multi-chip module.

BACKGROUND OF THE INVENTION

The most successful applications of computer technology have been those that people do not see. Microcontrollers and microprocessors govern automotive anti lock braking systems, automatic teller machines, elevators, subway ticket systems, and medical equipment. These hidden computers, otherwise known as embedded systems, permeate our lives. The embedded control market is, in fact, growing significantly faster than the desk top computing market. A major trend is the move from 4- and 8-bit processors to more powerful devices that provide more computing power and enable more "friendly" man-machine interfaces. A study by Desk Top Strategies showed that in 1994 over 320 million 16- and 32-bit embedded control processors were shipped to original equipment manufacturers (OEMs) for use in embedded control applications. In contrast, only 50 million were shipped to desk top computer manufacturers. The compound annual growth rate for 32-bit processors in the embedded market from 1992 to 1997 is projected to be 53 percent, compared with an estimated 32 percent in the desk top market.

The area of greatest growth in the embedded control market is the segment of ultra-miniature controllers for portable and transportable instruments. OEMs have indicated a strong interest in developing products with the PC architecture, but have found that size, integration, power, reliability, or cost constraints make existing broad-level products unsuitable for their applications.

The Cardio 386 developed by S-Mos Systems comprises a full function, small footprint, X86 computer that includes a CPU, all standard PC-type I/O controllers, PGA graphics, 45 floppy and hard disk drive interfaces, DRAM, flash memory, and transparent power management. It adopts a PC AT architecture which complies with the ISA (industry standard architecture) bus pin configuration. However, it makes use of a unique edge connector comprising a plurality of tracks 50 formed into rows on a card. This is received in a complementary slot for connection to peripheral devices. The use of a connector for connecting the module to a board makes its implementation inherently unreliable since vibrations can compromise the electrical connections between the various 55 tracks forming the pins, and the corresponding contacts of the slot connector. Furthermore, no provision is made for integrating the module with proprietary hardware of OEMs (original equipment manufacturers).

Another prior art device is the Northstar III by Micro
Module Systems that comprises a multi-chip module,
including a Pentium processor, a cache controller, and RAM
incorporated in a 349 pin PGA package. Once again, no
facility is provided for interfacing with OEM proprietary
hardware, Furthermore, the North Star module is packaged
in a 349 pin PGA which makes simple direct connection to
peripheral devices impossible without complicated track

49 corresponding to signal SD01-; pin 50 corresponding to
signal SDHE-; pin 54 corresponding to signal MEMSC16-;
pin 55 corresponding to signal SHE-; pin 55 corresponding to signal SMEMW-; pin 57 corresponding to signal SMEMW-; pin 57 corresponding to signal SMEMW-; pin 58 corresponding to signal SA19; pin 60 corresponding to signal SD01-; pin 50 corresponding to
signal SDME-; pin 50 corresponding to
signal SDME-; pin 50 corresponding to
signal SMEMSC16-;
pin 55 corresponding to signal SHE-; pin 55 corresponding to signal SHE-; pin 56 corresponding to
signal SHE-; pin 56 corresponding to signal SHE-; pin 56 corresponding to signal SHE-; pin 57 corresponding to signal SHE-; pin 58 corresponding to sign

2

layout design. Therefore it does not allow the module to be simply dropped into an OEM system.

OBJECTS AND SUMMARY OF THE INVENTION

It is an object of the invention to incorporate a multi-chip module in an ultra-miniature form factor. In particular it is an object of the invention to provide a module the size of a large integrated circuit.

It is a further object of the invention to provide an Intel X86 compatible computer module and peripheral controller modules wherein the computer module includes a CPU, I/O (a parallel port and two serial ports), a keyboard interface, a DRAM interface, floppy disk controller, hard disk controller, and flash disk functions based on Intel X86 architecture. Specifically, it is an object of the invention to provide a multi-chip module that provides an OEM (Original Equipment Manufacturer) with the facility for incorporating a feature set that is compatible with IBM PC/AT hardware, software, and bus pin configuration.

It is a further object of the invention to provide a module having low power consumption, broad thermal adaptability, low cost, and high reliability by eliminating cables and mounting hardware.

It is yet a further object of the invention to provide a module family having identical ISA bus pin configurations to facilitate easy interconnection.

It is yet a further object of the invention to provide a development board to form a platform for receiving a multi-chip module of the invention, thereby to provide for the quick development of pilot projects.

According to the invention there is provided a multi-chip module comprising a plurality of functional circuits provided on a substrate, the circuits defining a plurality of signal inputs and outputs, and a plurality of module pins secured in a single row along the periphery of the substrate and connected to the inputs and outputs, the module pins including a set of 91 pins, two ground pins, and a power pin, defining an ISA bus means, the signal pins having a configuration complying in number and signal type with the signal pins laid down under the IEEE-P996 specification, and as applied in the ISA (Industry Standard Architecture) requirements. For this reason it will hereinafter be referred as to as the ISA bus.

The module can be rectangular in shape, having a first side, a second side opposite the first side, a third side, and a fourth side, and is defined by an upper surface, a lower surface, and a peripheral wall, and wherein the plurality of pins extend from the peripheral wall.

The pins of the ISA bus means of the present invention preferably comprise: pin 38 corresponding to signal IOCHCK; pin 39 corresponding to signal SD07; pin 40 corresponding to signal RESETDRV; pin 41 corresponding signal SD06; pin 42 corresponding to signal SD05; pin 43 corresponding to signal IRQ9; pin 44 corresponding to signal SD04; pin 45 corresponding to signal SD03; pin 46 corresponding to signal DRQ2; pin 47 corresponding to signal DRQ20UT-; pin 48 corresponding to signal SD02; pin 49 corresponding to signal SD01-; pin 50 corresponding to signal 0WS; pin 51 corresponding to signal SD00; pin 52 corresponding to signal IOCHRDY; pin 53 corresponding to signal SBHE-; pin 54 corresponding to signal MEMSC16-; pin 55 corresponding to signal AEN; pin 56 corresponding pin 58 corresponding to signal IOCS 16-; pin 59 corresponding to signal SA19; pin 60 corresponding to signal

SMEMR-; pin 61 corresponding to signal LA22; pin 62 corresponding to signal IRQIO; pin 63 corresponding to signal SA18; pin 64 corresponding to signal IOW-; pin 65 corresponding to signal LA21; pin 66 corresponding to signal IRQ11; pin 67 corresponding to GND; pin 68 corresponding to signal SA17; pin 69 corresponding to signal IOR-; pin 70 corresponding to signal LA20; pin 71 corresponding to signal IRQ12; pin 72 corresponding to signal SA16; pin 73 corresponding to signal DACK3-; pin 74 corresponding to signal LA19; pin 75 corresponding to signal IRQ15; pin 76 corresponding to signal SA15; pin 77 corresponding to signal DRQ3; pin 78 corresponding to signal LA18; pin 79 corresponding to signal IRQ14; pin 80 corresponding to signal SA14; pin 81 corresponding to signal DACK1-; pin 82 corresponding to signal LA17; pin 83 corresponding to signal DACK0-; pin 84 corresponding to signal SA13; pin 85 corresponding to VCC; pin 86 corresponding to signal DRQ1-; pin 87 corresponding to signal MEMR-; pin 88 corresponding to signal DRQ0; pin 89 corresponding to signal SA12; pin 90 corresponding to 20 signal REFRESH-; pin 91 corresponding to signal MEMW-; pin 92 corresponding to signal DACK5-; pin 93 corresponding to signal SA11; pin 94 corresponding to signal SYSCLK; pin 95 corresponding to signal SD08; pin 96 corresponding to signal DRQS; pin 97 corresponding to signal SA10; pin 98 corresponding to signal IRQ7; pin 99 corresponding to signal IRQ7OUT; pin 100 corresponding to signal SD09; pin 101 corresponding to signal DACK6-; pin 102 corresponding to GND; pin 103 corresponding to signal SA09; pin 104 corresponding to signal IRQ6; pin 105 corresponding to signal IRQ6OUT; pin 106 corresponding to signal SD10; pin 107 corresponding to signal DRQ6; pin 108 corresponding to signal SA08; pin 109 corresponding to signal IRQ5; pin 110 corresponding to signal SD11; pin 111 corresponding to signal DACK7-; pin 112 corresponding to signal SA07; pin 113 corresponding to signal IRQ4; pin 114 corresponding to signal SD12; pin 115 corresponding to signal DRQ7; pin 116 corresponding to signal SA06; pin 117 corresponding to signal IRQ3; pin 118 corresponding to signal SD13; pin 119 corresponding to signal SA05; pin 120 corresponding to signal DACK2-; pin 121 corresponding to signal SD14; pin 122 corresponding to signal MASTER-; pin 123 corresponding to signal SA04; pin 124 corresponding to signal TC; pin 125 corresponding to signal SD15; pin 126 corresponding to signal SA03; pin 127 corresponding to 45 signal BALE; pin 128 corresponding to signal SA02; pin 129 corresponding to signal SA01; pin 130 corresponding to signal OSC; and pin 131 corresponding to signal SA00.

The pin of the ISA bus means of the present invention can alternatively comprise: pin 38 corresponding to signal 50 SA00; pin 39 corresponding to signal OSC; pin 40 corresponding to signal SA01; pin 41 corresponding signal SA02; pin 42 corresponding to signal BALE; pin 43 corresponding to signal SA03; pin 44 corresponding to signal SD15; pin 45 corresponding to signal TC; pin 46 corresponding to signal 55 SA04; pin 47 corresponding to signal MASTER-; pin 48 corresponding to signal SD14; pin 49 corresponding to signal DACK2-; pin 50 corresponding to signal SA05; pin 51 corresponding to signal SD13; pin 52 corresponding to signal IRQ3; pin 53 corresponding to signal SA06; pin 54 corresponding to signal DRQ7; pin 55 corresponding to signal SD12; pin 56 corresponding to signal IRQ4; pin 57 corresponding to signal SA07; pin 58 corresponding to signal DACK7-; pin 59 corresponding to signal SD11; pin 60 corresponding to signal IRQ5; pin 61 corresponding to signal SA08; pin 62 corresponding to signal DRQ6; pin 63 corresponding to signal SD10; pin 64 corresponding to

signal IRQ60UT; pin 65 corresponding to signal IRQ6; pin 66 corresponding to signal SA09; pin 67 corresponding to GND; pin 68 corresponding to signal DACK6-; pin 69 corresponding to signal SD09; pin 70 corresponding to signal IRQ70UT; pin 71 corresponding to signal IRQ7; pin 72 corresponding to signal SA10; pin 73 corresponding to signal DRQ5; pin 74 corresponding to signal SD08; pin 75 corresponding to signal SYSCLK; pin 76 corresponding to signal SA11; pin 77 corresponding to signal DACK5-; pin 78 corresponding to signal MEMW-; pin 79 corresponding to signal REFRESH-; pin 80 corresponding to signal SA12; pin 81 corresponding to signal DRQ5; pin 82 corresponding to signal MEMR-; pin 83 corresponding to signal DRQ1; pin 84 corresponding to signal SA13; pin 85 corresponding to VCC; pin 86 corresponding to signal DACKO-; pin 87 corresponding to signal LA17; pin 88 corresponding to signal DACK1-; pin 89 corresponding to signal SA14; pin 90 corresponding to signal IRQ14; pin 91 corresponding to signal LA18; pin 92 corresponding to signal DRQ3; pin 93 corresponding to signal SA15; pin 94 corresponding to signal IRQ15; pin 95 corresponding to signal LA19; pin 96 corresponding to signal DACK3-; pin 97 corresponding to signal SA16; pin 98 corresponding to signal IRQ12; pin 99 corresponding to signal LA20; pin 100 corresponding to signal IOR-; pin 101 corresponding to signal SA17; pin 102 corresponding to GND; pin 103 corresponding to signal IRQ11; pin 104 corresponding to signal LA21; pin 105 corresponding to signal IOW-; pin 106 corresponding to signal SA18; pin 107 corresponding to signal IRQ10; pin 108 corresponding to signal LA22; pin 109 corresponding to signal SMEMR-; pin 110 corresponding to signal SA19; pin 111 corresponding to signal IOCS16-; pin 112 corresponding to signal LA23; pin 113 corresponding to signal SMEMW-; pin 114 corresponding to signal AEN; pin 115 corresponding to signal MEMCS 16-; pin 116 corresponding to signal SBHE-; pin 117 corresponding to signal IOCHRDY; pin 118 corresponding to signal SD00; pin 119 corresponding to signal 0WS-; pin 120 corresponding to signal SD00; pin 121 corresponding to signal SD02; pin 122 corresponding to signal DRQ2OUT; pin 123 corresponding to signal DRQ2; pin 124 corresponding to signal SD03; pin 125 corresponding to signal SD04; pin 126 corresponding to signal IRQ9; pin 127 corresponding to signal SD05; pin 128 corresponding to signal SD06; pin 129 corresponding to signal RESETDRV; pin 130 corresponding to signal SD07; and pin 131 corresponding to signal IOCHCK-. The ISA bus pins preferably extend along the first side and at least partially along the third and fourth sides. The multi-chip module can include 240 module pins.

The functional circuits in a module can include a central processing unit. The functional circuits can further include two serial interfaces, a parallel interface, a hard drive interface, a floppy disk interface, a keyboard interface, and flash memory.

Other modules can include functional circuits that include a PCMCIA interface, an Ethernet interface, or a display controller

The substrate can comprise a printed circuit board and the functional circuits comprise semiconductor devices which can be packaged or can be in bare die form secured to the printed circuit board.

Further, according to the invention, there is provided a multi-chip module comprising a plurality of functional circuits encapsulated in a rectangular housing, the housing having an upper surface and a lower surface, and a peripheral wall extending along a first side, a second side opposite the first side, a third side, and a fourth side; and a plurality

of pins extending laterally from the peripheral wall, wherein the pins include a set of 91 signal pins, two ground pins and a power pin defining an ISA bus means, the signal pins of which comply in number and signal type, with the signal pins laid down under the IEEE-P996, and as applied in the ISA (Industry Standard Architecture) requirements.

Still further, according to the invention, there is provided a module family comprising a plurality of functionally different modules, wherein each module has a plurality of pins and the pins of each module include a set of 91 signal pins, two ground pins, and a power pin, defining an ISA bus means, the signal pins of which comply in number and signal type with the signal pins laid down under the IEEE-P996, and as applied in the ISA (Industry Standard Architecture) requirements.

Each module can comprise at least one functional circuit encapsulated in a rectangular housing, the housing having an upper surface and a lower surface, and a peripheral wall extending along a first side, a second side opposite the first side, a third side, and a fourth side, and wherein the pins of the module extend laterally from the peripheral wall.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view of a multi-chip module of the $_{25}$ invention;

FIG. 2 is a side view of the module of FIG. 1;

FIG. 3 is a block diagram of a multi-chip module of the invention:

FIG. 4 is a schematic representation of the first embodiment of a multi-chip module of the invention indicating the configuration of the pins;

FIG. 5 is a schematic representation of the alternative embodiment of a multi-chip module of the invention indicating the configuration of the pins;

FIG. 6 shows a PC board layout for a development board showing the mounting site for the module of FIG. 1, and

FIG. 7 is a schematic representation of a number of different modules in accordance with the invention con- 40 nected to each other by means of their ISA buses to form a module family of the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

A need exists in the field of embedded applications for small, highly reliable computer systems that draw little power, are easy to integrate, have broad thermal adaptability and are relatively inexpensive. Applications for such devices include medical instruments, data logging devices, security 50 systems, test equipment, point-of-sale terminals, communications devices, such as Internet and facsimile machines, and navigational instruments. OEMs (original equipment manufacturers) typically use the Intel X86 architecture since it offers the world's largest body of hardware and software. 55 The present invention has accordingly been developed to address the problems in the prior art by providing a multichip module packaged to resemble a large integrated circuit chip comprising a 240 pin QFP having an overall footprint of 59.54×79.88 mm. The module includes a set of pins constituting a bus for connection to the OEM designer's proprietary internal hardware. The invention specifically contemplates providing this bus with a configuration complying with the ISA (Industry Standard Architecture) requirements. This will allow the OEM designer quickly to 65 incorporate IBM PC/AT hardware and software and to implement the module in ISA compatible proprietary prod6

uct designs. The module is now described in greater detail with reference to FIGS. 1 and 2 which show a plan view and a side view, respectively, of the module.

The module 10 is a 240 pin QFP with gull wing pins having a 0.762 mm. pitch. The body is rectangular, the one side of which measures 76.2 mm and the overall footprint in this embodiment being 59.54×79.88 mm. The pins themselves are typically 0.5 mm wide, and the dimensions of distances 12 and 14 in FIG. 1 are 3.5 mm for this embodiment. By using a chip-like package in which the pins are formed around the periphery of the module 10 in a single row as illustrated in FIGS. 1 and 2, the module 10 can easily be soldered into place to form a very sturdy, reliable set of connections. Furthermore, tracks can be designed to lead directly from the pins to another device by making use of PC board tracks on one or both surfaces of the PC board without the need for several layers to route the various tracks. Since the pins are soldered directly to the interconnecting tracks, the system has inherent reliability in that it eliminates cables and mounting hardware that could otherwise vibrate loose. As many as half a dozen interconnecting cables, assorted connectors and mounting hardware required with many existing prior art single board computers, are thereby elimi-

The module thus provides an Intel X86 compatible computer in an ultra-miniature form factor that can be integrated as easily as a semiconductor device and provides the full functionality of a desk top computer. As is described in greater detail below, the same concepts of using a chip-like module using a QFP package with gull wing pins and having an ISA compatible bus is extended also to peripheral controller modules.

By integrating a full X86 AT-compatible computer onto a proprietary OEM design, the need for multiple boards is eliminated, thereby eliminating cables and mounting hardware.

The full compatibility with PC-AT ISA allows for easy integration with low-cost hardware peripherals. The ISA, compliant bus makes it easy to interface with proprietary hardware design.

One embodiment of the module 10, having a CPU as one of its functional circuits, is illustrated in FIG. 3 and includes the standard I/O interfaces, serial ports, a parallel port, and 45 floppy and hard disk interfaces allowing standard hardware, cables, and software libraries to be incorporated in the design. The module 10 includes an 80386 SX CPU 20 which is connected to a DRAM bus 22 and an ISA bus 24 by means of core logic 26. The core logic controls AT-compatible DMA controllers, interrupt controllers, and timers/counters. It also controls the AT keyboard controller 28 and the real time clock 30. Two serial ports 32, 34 and a parallel port 36 are provided, as are a floppy disk controller 40 and an IDE hard drive interface 42. In order to facilitate total solid state operation, internal flash memory 44 is provided that is controlled by a solid state flash disk controller 46. Power is controlled by means of a power monitor 48 that provides a power saving function by controlling CPU sleep modes, and by a watch dog timer 50. The watch dog timer 50 monitors CPU cycles to detect interrupts in the cycle thereby allowing the system to be automatically reset after a predetermined time delay.

The microprocessor and various controllers and interfaces comprise chips, optionally in die form, mounted on a multi-layer PC board, e.g. ten-layers. The CPU **20** can be a standard 33 MHz 80386 SX CPU having a DRAM controller for supporting up to 16 M bytes of DRAM. Alternatively,

30

50

60

CPU20 can be another standard microprocessor chip such as another type of 80386 chip or die, a 80486 chip or die, a Pentium chip or die, or any other desired microprocessor which is capable of providing the function of the 80386

The standard DRAM interface provides all the signals for connecting standard page-mode DRAMs of various configurations, including standard 8- and 9-bit 30-pin SIMM modules and discrete components, such as standard 1M×4 and 4M×4 DRAM chips. The interface is designed to 10 support 70 ns or faster DRAMs. The DRAM interface consists of.

		— 15
Multiplexed addresses	MA00-MA10	
Bi-directional data	D0-D15	
Column Address Strobes	CASL0- to CASL3- (low byte)	
	CASH0- to CASH3- (high byte)	
Row Address Strobes	RAS0- to RAS3-	
Memory Write Strobe	DRWE-	20
•		20

The serial ports 32, 34 are PC-compatible asynchronous serial ports, typically treated as COM 1 and COM 2 devices by DOS.

Serial Port Resources					
Serial	Typical	I/O	Standard		
Port	Usage	Address	Interrupt		
Serial 1	COM1	3F8-3FF	IRQ4		
Serial 2	COM2	2F8-2FF	IRQ3		

Either or both serial ports can be disabled using SETUP. 35 When disabled, the port*s I/O address and interrupt are made available for other expansion devices on the PC bus.

A full complement of input and output handshaking lines are supported by the serial ports, and all serial port signals are at standard LSTTL levels. In another embodiment, RS232C signal compatibility can be achieved by including a TTL-RS232C level converter to provide the necessary bipolar signal levels. The parallel port is a fully-compatible PC/AT parallel port providing bidirectional operation. It is typically used to support a line printer. As appears from the table below:

	Parallel Port Resources				
Parallel Port	Typical Usage	I/O Address	Standard Interrupt		
Parallel 1	LPF1	378H-37FH	IRQ7		

4.7K-ohm pull-ups (+5V) are typically provided to the following parallel port signals:

STROBE-

SLIN-

INIT-

AUTOFD-

Generally, if the parallel port will be connected to a cable for high speed data communication (as opposed to static digital output levels or static TTL level sensing), certain 65 of the attached floppy drives (not both). signals require a 2.2 nF capacitor connected to ground. These include:

PD0-PD7 STRB-

Parallel port register are provided for the parallel port as appears from the table set out below:

Parallel Port Registers					
Register	Signal Bit Name	In/Out	Active High/Low	DB25F Pin	
DATA	0 PD0	I/O	HIGH	2	
(A + 0)	1 PD1	I/O	HIGH	3	
•	2 PD2	I/O	HIGH	4	
	3 PD3	I/O	HIGH	5	
	4 PD4	I/O	HIGH	6	
	5 PD5	I/O	HIGH	7	
	6 PD6	I/O	HIGH	8	
	7 PD7	I/O	HIGH	9	
STATUS	0 1	_	_	_	
(A + 1))	1 1	_	_	_	
	2 1	_	_	_	
	3 ERROR-	IN	LOW	15	
	4 SLCT-	IN	HIGH	13	
	5 PE	IN	HIGH	12	
	6 ACK-	IN	HIGH	10	
	7 BUSY	IN	LOW	11	
CONTROL	0 STRB-	OUT	LOW	1	
(A + 2)	1 AUTOFD-	OUT	LOW	14	
	2 INIT-	OUT	HIGH	16	
	3 SLCTIN-	OUT	LOW	17	
	4 IRQ ENABLE	_	HIGH	_	
	5 1	_		_	
	6 1	_	_	_	
	7 1	_	_	_	

The DOS-compatible floppy drive interface 40 allows cable connections for up to four floppy drives. In pC-compatible systems, the BIOS and DOS support two drives. These are configure using the BIOS SETUP function. Hardware controls for two additional drives are provided.

The floppy drive interface supports the following standard floppy formats:

Capacity	Drive Size	Tracks	Data Rate
360K	5-1/4 inch	40	250 KHz
1.2M	5-1/4 inch	80	500 KHz
720 K	3-1/2 inch	80	250 KHz
1.44 M	3-1/2 inch	80	500 KHz

The various floppy interface resources are given in the table below

Floppy Interface Resources				
Resource	Function			
I/O Address 3F0h-3F7h	3F2 FDC Digital Output Register (LDOR) 3F4 FDC Main Status Register 3F5 FDC Data Register 3F7 FDC Control Register (LDCR)			
IRQ6 DRQ2BDACK2	Interrupt DMA Controller Channel			

Outputs to the floppy drive and from the floppy drive are Aopen collector≅. Pull-up resistors are therefore required for proper termination, both on the SMX/386 board and on one

330-Ohm pull-ups are required for the following floppy interface signals:

35

40

9

y

10

DSKCHG-
RDATA-
WRPRT-

TRK0-

INDEX-

The pin numbers and functions associated with the floppy drive are given in the table below:

Floppy Drive Interface					
Pin	Floppy Pin	Signal Name	Function	In/Out	
11	2	DENSEL	Speed/Precomp		
	4	N/A		N/A	
	6	N/S	Key pin	N/A	
12	8	INDEX-	Index Pulse	IN	
13	10	MTR0-	Motor On 0	OUT	
15	12	DRV1-	Drive Select 2	OUT	
18	14	DRV0-	Drive Select 1	OUT	
20	16	MTR1-	Motor On 1	OUT	
22	18	DIR-	Direction Select	OUT	
23	20	STEP-	Step Pulse	OUT	
24	22	WDATA-	Write Data	OUT	
25	24	WGATE-	Write Gate	OUT	
26	26	TRK0-	Track 0	INPUT	
27	28	WRPRT-	Write Protect	INPUT	
28	30	RDATA-	Read Data	INPUT	
29	32	HDSEL-	Head Select	OUT	
30	34	DSKCHG-	Disk Change	INPUT	
	1B33	Ground	Ground		

The IDE hard drive interface 42 is a standard interface used in PC-compatible systems for haed disk drives. Up to two drives can be connected in a master-slave arrangement. The resources are depicted in the table below:

IDE Hard Disk Resources					
Resource	Function				
I/O Address 1F0h-1F7h	Hard Disk Interface				
IRQ14	Interrupt				

The IDE interface pins are arranged to easily attach to a male PC-mounted ribbon-cable connector, the IDE drives typically being attached to the drive interface using a 40-pin ribbon cable.

The pin configuration for the IDE interface is given in the table below:

50

IDE Drive Interface					
Pin	IDE Pin	Signal Name	Function	In/Out	
223	1	HDRESET-	Reset signal from host	OUT	
	2	GND	Ground	OUT	
224	3	IDED7	Data bit 7	I/O	
225	4	HDD08	Data bit 8	I/O	
226	5	HDD06	Data bit 6	I/O	
227	6	HDD09	Data bit 9	I/O	
228	7	HDD05	Data bit 5	I/O	
229	8	HDD10	Data bit 10	I/O	
230	9	HDD04	Data bit 4	I/O	
231	10	HDD11	Data bit 11	I/O	
232	11	HDD03	Data bit 3	I/O	

-continued

			IDE D	rive Interface	
5	Pin	IDE Pin	Signal Name	Function	In/Out
	233	12	HDD12	Data bit 12	I/O
	234	13	HDD02	Data bit 2	I/O
	235	14	HDD13	Data bit 13	I/O
10	236	15	HDD01	Data bit 1	I/O
	237	16	HDD14	Data bit 14	I/O
	238	17	HDD00	Data bit 0	I/O
	239	18	HDD15	Data bit 15	I/O
		19	GND	Ground	OUT
		20	KEY	Keyed pin	N/C
15		21	N/A	Reserved	N/C
		22	GND	Ground	OUT
	240	23	HDIOW-	Write strobe	OUT
		24	GND	Ground	OUT
	1	25	HDIOR-	Read strobe	OUT
		26	GND	Ground	OUT
20		27	RSVD	Reserved	N/C
20	2	28	HDALE	Address latch enable	OUT
		29	RSVD	Reserved	N/C
		30	GND	Ground	OUT
	237	31	HED 14	Drive interrupt request	IN

One embodiment of the pin configuration for the module 10 as a whole is illustrated in FIG. 4 and is given in the pin description table below:

Pin	Pin Name	Description	Туре
1	HDIOR-	IDE I/O Read, active low. Buffered version of IOR	O24
2	HDALE	IDE Address Latch Enable, active high. Buffered version of BALE	O24
3	IRQ14	IDE Interrupt Request 14. For use with IDE interface. Same signal appears on pin 90.	I
4	IOCS16	IDE I/O Chip Select 16. A low requests a 16-bit transfer on the SA bus. Same signal appears on pin 238. This one is used for the IDE interface.	Ι
5	HDA1	IDE Address 1. Buffered version of SA1.	O24
6	HDAO	IDE Address 0. Buffered version of SA0	O24
7	HDA2	IDE Address 2. Buffered version of SA2	O24
8	HDCS-	IDE Chip Select. A low indicates that data is being transferred to or from the IDE drive.	O24
9	FDCS-	Floppy disk chip Select. A low indicates that data is being transferred to or from the floppy disk.	O24
10	LEDIN	LED signal form IDE drive	I
11	DENSEL		
12	INDEX-	Floppy disk index pulse, input from drive	I
13	MTRO-	Floppy disk active lower open drain output	_
14	MTR2-	selects motor driver 0. The motor enable bits are software controlled via the floppy's Digital Output Register (DOR). Floppy disk active low open drain output selects motor driver 2. The motor enable bits are software controlled via the floppy's	
15	DRV1-	Digital Output Register (DOR). Floppy disk active lower open drain output that	
10	DICT	selects floppy drive 1	
16	DRV3-	Floppy disk active low open drain output that selects floppy drive 3	
17	GND		
18	DRV0-	Floppy disk active low open drain output that	
		selects floppy drive 0	
19	DRV2-	Floppy disk active low open drain output that selects floppy drive 2	
20	MTR1-	Floppy disk active low open drain output selects motor driver 1. The motor enable bits are software controlled via the floppy's Digital Output Register (DOR).	
21	MTR3-	Floppy disk active low open drain output	

		-continued					-continued	
Pin	Pin Name	Description	Туре		Pin	Pin Name	Description	Туре
		selects motor driver 3. The motor enable bits		5	79	RE-	ISA active low signal indicating current bus	
		are software controlled via the floppy's				FRESH-	cycle is a memory refresh	
		Digital Output Register (DOR).			80	SA12	ISA System Address 12	O24
22	DIR	Floppy disk open drain output that controls			81	DRQO	ISA DMA 0 Request	I
		floppy read/write head movement direction.			82	MEMR-	ISA active low memory read strobe	
		Low = set pin.			83	DRQ1	ISA DMA 1 Request	I
23	STEP-	Floppy disk active low output provides the step		10	84	SA13	ISA System Address 13	O24
		pulse to move the floppy read/write head			85	VCC		
24	WDATA-	Floppy disk active lower signal writes			86		ISA DSMA 0 Acknowledge strobe	
		precompensated serial data to the selected			87	LA17	ISA Latched Address 17	O24
		floppy drive. This is a high open current drain			88 89		ISA DMA 1 Acknowledge strobe	024
25	WGATE	output and is gated internally with WGATE.			90	SA14 IRQ14	ISA System Address 14 ISA Interrupt Request 14, normally used for	O24 I
23	WOAIL-	Floppy disk active low open drain signal that enables the head to write onto the floppy disk.		15	90	IKQ14	IDE interface	1
26	TRK0-	Floppy disk active lower Schmitt input	IS		91	LA18	ISA Latched address 18	O24
20	111110	indicates that the head is on track 0 of	10		92	DRQ3	ISA DMA 3 Request strobe	02.
		the selected drive			93	SA15	ISA System Address 15	O24
27	WRPRT-	Floppy disk active low Schmitt input indicating	IS		94	IRQ15	ISA Interrupt Request 15	I
		that the disk is write protected. Any WDATA-		20	95	LA19	ISA Latched Address 19	O24
		command is ignored.		20	96	DACK3-	ISA DMA 3 Acknowledge strobe	
28	RDATA-	Floppy disk active lower Schmitt input that	IS		97	SA16	ISA System Address 16	O24
		reads raw data from the floppy disk.			98	IRQ12	ISA Interrupt Request 12	I
29	HDSEL	Floppy disk open drain output that selects the			99	LA20	ISA Latched Address 20	O24
		head on the selected drive. Low $=$ side 0.			100	IOR-	ISA I/O Read strobe	
30	DSKCHG	Floppy disk input signal indicating that the	I	25	101	SA17	ISA System Address 17	O24
24	51 IDD	floppy door has been opened.		23	102	GND	10.1 L	
31	5VBB				103	IRQ11	ISA Interrupt Request 11	I
32	GND	P			104	LA21	ISA Latched Address 21	O24
33 34	PFI PFO	Powerfail Powerfail			105 106	IOW- SA18	ISA I/O Write strobe	O24
35	MR-	Powerfail			107	IRQ10	ISA System Address 18 ISA Interrupt Request 10	I
36		Alarm output from the onboard real time clock		30	108	LA22	ISA Latched Address 22	O24
37	WDO	Watchdog timer		-	109		ISA System Memory Read strobe	02.
38	SA00	ISA System Address 00	O24		110	SA19	ISA System Address 19	O24
39	OSC	ISA 14.318 MHz clock. This clock is			111		ISA 16-bit I/O Chip Select request Indicates	I
		asynchronous to all other system clocks					that the current I/O transaction is 16-bits.	
40	SA01	ISA System Address 01	O24		112	LA23	ISA Latched Address 23	O24
41	SA02	ISA System Address 02	O24	35	113	SMEMW-	ISA System Memory Write strobe	
42	BALE	ISA Buffered Address Latch Enable			114	AEN	ISA Address Enable	
43	SA03	ISA System Address 03	O24		115		ISA 16-bit Memory Chip Select request.	I
44	SD15	ISA System Data 15				16	Indicates that the current memory transaction is	
45	TC	ISA DMA Terminal Court	024		44.0	CDITE	16-bits.	
46	SA04	ISA System Address 04	O24		116	SBHE-	ISA System Byte High Enable	
47 48	MASTER- SD14	ISA System Data 14		40	117	IOCH- RDY	ISA I/O Channel Ready. A low adds wait states to the current ISA bus cycle	I
49		ISA DMA 2 Acknowledge strobe			118	SD00	ISA System Data 00	
50	SA05	ISA System Address 05	O24		119	0WS	ISA active low causing current memory cycle	I
51	SD13	ISA System Data 13	021		117	0115	to be completed without additional wait	•
52	IRQ3	ISA Interrupt Request 3	I				states.	
53	SA06	ISA System Address 06	O24		120	SD01	ISA System Data 01	
54	DRQ7	ISA DMA 7 Request	I	45	121	SD02	ISA System Data 02	
55	SD12	ISA System Data 12			122	DRQ2	Floppy DMA 2 Request Normally connected to	
56	IRQ4	ISA Interrupt Request 4	I			OUT	DRQ2 (pin 123)	
57		ISA System Address 07	O24		123	DRQ2	ISA DMA 2 Request strobe	I
58		ISA DMA 7 Acknowledge strobe			124	SD03	ISA System Data 03	
59	SD11	ISA System Data 11		50	125	SD04	ISA System Data 04	
60	IRQ5	ISA Interrupt Request 5	I 024	50	126	IRQ9	ISA Interrupt Request 09	I
61 62	SA08	ISA System Address 08	O24		127	SD05	ISA System Data 05	
62 63	DRQ6 SD10	ISA System Data 10	I		128 129	SD06	ISA System Data 06 ISA active high system reset signal	
63 64		ISA System Data 10			129	RESET DRV	15A active high system reset signal	
0+	INQUOUI	Floppy disk interrupt request. Normally connects to IRQ6 (pin 65)			130	SD07	ISA System Data 07	
65	IRQ6	ISA Interrupt Request 6	I	55	131	IOCH-	ISA gated non-maskable interrupt input	I
66	SA09	ISA System Address 09	O24	55		CHK-	Ç	-
67	GND	•			132		Input to select CPU speed. High = high speed.	I
68		ISA DMA 6 Acknowledge strobe			133	SPKR	Speaker output	
69	SD09	ISA System Data 09			134	KDATA	Keyboard data	
70	IRQ7OUT	Parallel port interrupt request. Normally			135		Keyboard clock	
		connects to IRQ7 (pin 71).		60	136	PWRDN-		
71	IRQ7	ISA Interrupt Request 7	I	00	137	GND		
72	SA10	ISA System Address 10	O24		138		Video Color/Mono jumper	I
	DRQ5	ISA DMA 5 Request	I		139		Keyboard lock. Low blocks keyboard input	I
73		ISA System Data 08			140	SLCT	Parallel Port	
74	SD08				4 4 4		D 11 1 D 4	
74 75	SYSCLK	ISA System clock	024		141	PE	Parallel Port	
74	SYSCLK SA11		O24	65	141 142 143	PE BUSY ACK-	Parallel Port Parallel Port Parallel Port	

Pin	Pin Name	Description	Туре		Pin	Pin	Name De	scription		Туре
145	PD6	Parallel Port Data 6		5			CS-			_
146	PD5	Parallel Port Data 5			221		OUT-			
147	PD4	Parallel Port Data 4			222	G	ND			
148	PD3	Parallel Port Data 3			223	HI	DRE- IDI	E		
149	SLCTIN-	Parallel Port					ET-			
150	PD2	Parallel Port Data 2			224			E Data Bit 7		
151	INIT-	Parallel Port		10	225			E Data Bit 8		
152	PD1	Parallel Port Data 1			226			E Data Bit 6		
153	ERR-	Parallel Port			227			E Data Bit 9		
154	GND	D 11 1 D + D + 0			228			E Data Bit 5		
155	PD0	Parallel Port Data 0			229			E Data Bit 10		
156		Parallel Port			230			E Data Bit 4		
157 158	STRB- DCD2	Parallel Port		15	231 232			E Data Bit 11		
159	DSR2	Serial Port 2 Data Carrier Detect Serial Port 2 Data Set Ready			232			E Data Bit 3 E Data Bit 12		
160	RXD2	Serial Port 2 Receive Data			234			E Data Bit 12 E Data Bit 2		
161	RTS2	Serial Port 2 Request To Send			235			E Data Bit 13		
162	TXD2	Serial Port 2 Transmit Data			236			E Data Bit 1		
163	CTS2	Serial Port 2 Clear To Send			237			E Data Bit 14		
164	DTR2	Serial Port 2 Data Terminal Ready		20	238			E Data Bit 0		
165	R12	Serial Port 2 Ring Indicator			239			E Data Bit 15		
166	DCD1	Serial Port 1 Data Carrier Detect			240			E buffered I/O Write strob	e	
167	DSR1	Serial Port 1 Data Set Ready								
168	RXD1	Serial Port 1 Receive Data								
169	RTS1	Serial Port 1 Request to Send			As	men	itioned a	bove, the core logic	26 sup	pports a DRAM
170	TXD1	Serial Port 1 Transmit Data		25				A compatible expansi		
171	CTS1	Serial Port 1 Clear to Send						nal type with the IEE		
172	DTR1	Serial Port 1 Data Terminal Ready								
173	RI1	Serial Port 1 Ring Indicator						ding to the ISA		
174	GAME-				Arch	itectı	ıre) requ	uirements). The pin	config	guration for the
175	CS-	DRAM D. All. G. I 2		30				is given in the tab		
175	RAS3-	DRAM Row Address Strobe 3		30				bers for expansion by		
176	RAS2-	DRAM Row Address Strobe 2								
177 178	RAS1-	DRAM Row Address Strobe 1			D. T	ie bu	s 24 con	nprises 94 pins that i	nclude	es VCC and two
178	RAS0- DP1	DRAM Parity bit for high byte memory			GNE) pins	S.			
180	DP1	DRAM parity bit for high byte memory DRAM parity bit for low byte memory				-				
181	D15	DRAM Data Bit 15		2.5						
182				35						
	D07 D14	DRAM Data Bit 7 DRAM Data Bit 14					Signal		In/	
183	D14	DRAM Data Bit 14				Pin	Signal Name	Eunction	In/	Current Load*
		DRAM Data Bit 14 DRAM Data Bit 6				Pin	Signal Name	Function	In/ Out	Current Load*
183 184	D14 D06	DRAM Data Bit 14			38	Pin A31		Function Address bit 0		Current Load*
183 184 185	D14 D06 DRWE-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe		40	38 39		Name		Out	
183 184 185 186	D14 D06 DRWE- D13	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe		40		A31	SA00 OSC SA01	Address bit 0	Out I/O	12 mA PU 6 mA 33 SER 12 mA PU
183 184 185 186 187 188 189	D14 D06 DRWE- D13 GND D05 MA10	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10		40	39 40 41	A31 B30 A30 A29	SA00 OSC SA01 SA02	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2	Out I/O Out	12 mA PU 6 mA 33 SER
183 184 185 186 187 188 189	D14 D06 DRWE- D13 GND D05 MA10 MA09	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9		40	39 40 41 42	A31 B30 A30 A29 B28	SA00 OSC SA01 SA02 BALE	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable	Out I/O Out I/O I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA
183 184 185 186 187 188 189 190	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8		40	39 40 41 42 43	A31 B30 A30 A29 B28 A28	SA00 OSC SA01 SA02 BALE SA03	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3	I/O Out I/O I/O Out I/O Out I/O	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA 12 mA PU
183 184 185 186 187 188 189 190 191	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12		40	39 40 41 42 43 44	A31 B30 A30 A29 B28 A28 C18	Name SA00 OSC SA01 SA02 BALE SA03 SD15	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15	I/O Out I/O I/O Out I/O Out I/O Out I/O	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA 12 mA PU 12 mA PU
183 184 185 186 187 188 189 190 191 192 193	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4			39 40 41 42 43	A31 B30 A30 A29 B28 A28	SA00 OSC SA01 SA02 BALE SA03	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal	I/O Out I/O I/O Out I/O Out I/O	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA 12 mA PU
183 184 185 186 187 188 189 190 191 192 193 194	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7		40	39 40 41 42 43 44 45	A31 B30 A30 A29 B28 A28 C18 B27	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count	Out I/O Out I/O I/O Out I/O I/O Out I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6			39 40 41 42 43 44 45	A31 B30 A30 A29 B28 A28 C18 B27	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4	Out I/O Out I/O I/O Out I/O Out I/O I/O I/O I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 4 mA 12 mA PU
183 184 185 186 187 188 189 190 191 192 193 194 195	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11			39 40 41 42 43 44 45	A31 B30 A30 A29 B28 A28 C18 B27	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count	Out I/O Out I/O I/O Out I/O I/O Out I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 4 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3			39 40 41 42 43 44 45	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS-TER-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert	I/O Out I/O I/O Out I/O I/O Out I/O I/O I/O I/O I/O I/O I/O I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 7 mA PU 8 mA PU 9 mA PU 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5			39 40 41 42 43 44 45 46 47	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14	I/O Out I/O I/O Out I/O I/O Out I/O I/O I/O I/O I/O Out I/O I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU N/A 330 PU 24 mA PU
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4		45	39 40 41 42 43 44 45	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MASTER- SD14 DACK-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14	I/O Out I/O I/O Out I/O I/O Out I/O I/O I/O I/O I/O I/O I/O I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 7 mA PU 8 mA PU 9 mA PU 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM bata Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10			39 40 41 42 43 44 45 46 47 48 49	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2	I/O Out I/O I/O Out I/O Out I/O I/O Out I/O Out I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA PU V/A 330 PU 24 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 200 201	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2		45	39 40 41 42 43 44 45 46 47 48 49	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17 C17 B26	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5	Out I/O Out I/O I/O Out I/O I/O Out I/O Out I/O I/O I/O I/O I/O In I/O I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU V/A 330 PU 24 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3		45	39 40 41 42 43 44 45 46 47 48 49 50 51	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17 C17 B26 A26 C16	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O Out I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 24 mA PU 4 mA 12 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 200 201	D14 D06 DRWE- D13 GND D05 MA10 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2		45	39 40 41 42 43 44 45 46 47 48 49 50 51 52	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17 C17 B26 A26 C16 B25	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3	Out I/O Out I/O I/O Out I/O I/O Out I/O Out I/O I/O I/O I/O I/O In I/O I/O Out	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU V/A 330 PU 24 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 7/A PU
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203	D14 D06 DRWE- D13 GND D05 MA10 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA05 MA04 D10 D01 MA03 MA03 MA02 D09	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3		45	39 40 41 42 43 44 45 46 47 48 49 50 51	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17 C17 B26 A26 C16	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS-TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O Out I/O In I/O In I/O In I/O In	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU N/A 330 PU 24 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU N/A PU 12 mA PU
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204	D14 D06 DRWE- D13 GND D05 MA10 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2		45	39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	A31 B30 A30 A29 B28 A28 C18 B27 A27 D17 C17 B26 C16 B25 A25	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3	Out I/O Out I/O I/O Out I/O I/O I/O I/O I/O I/O II I/O I/O I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU V/A 330 PU 24 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 7/A PU
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA05 MA04 D10 D01 MA03 MA02 D09 VCC	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9		45	39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54	A31 B30 A30 A29 B28 C18 B27 A27 D17 C17 B26 C16 B25 A25 D15	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O I/O In I/O I/O I/O I/O In I/O I/O I/O In I/O I/O I/O In I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 24 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 9		45	39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55	A31 B30 A29 B28 A28 C18 B27 C17 B26 C16 B25 D15 C15	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12	Out I/O Out I/O I/O I/O Out I/O I/O I/O I I/O In I/O I/O In I/O In I/O I/O In I/O I/O In I/O I/O I/O In I/O	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA PU 12 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 1 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8		45	39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	A31 B30 A30 A29 B28 A28 C18 B27 D17 C17 B26 C16 B25 D15 C15 B24	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7	Out I/O Out I/O I/O Out I/O Out I/O Out I/O I/O In	12 mA PU 6 mA 33 SER 12 mA PU 14 mA 12 mA PU N/A 330 PU 24 mA PU 4 mA 12 mA PU 7/A PU 12 mA PU 8/A PD 24 mA PU 8/A PD 24 mA PU 8/A PU 8/A PU 8/A PU 8/A PU 8/A PU
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA00 D08 D00	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 1 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Data Bit 0		45	39 40 41 42 43 44 45 46 47 50 51 52 53 54 55 56 57 58	A31 B30 A30 A29 B28 A28 C18 B27 C17 B26 C16 C16 B25 A25 D15 C15 B24 A24 A24 A24	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7	Out I/O Out I/O I/O I/O Out I/O I/O I/O In I/O	12 mA PU 6 mA 33 SER 12 mA PU 12 mA PU 12 mA PU 12 mA PU 4 mA 12 mA PU 12 mA PU N/A PU 12 mA PU N/A PD 24 mA PU N/A PD
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA01 MA00 D08 D00 CASH3-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Data Bit 0 DRAM Data Bit 10 DRAM Data Bit 0 DRAM Column Address Strobe, High byte 3		45	39 40 41 42 43 44 45 46 47 50 51 52 53 54 55 56 57 58	A31 B30 A29 B28 A28 C18 B27 D17 C17 B26 C16 B25 A25 C15 B24 A24 D14	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 12 System Data bit 12 System Data bit 13 System Data bit 14 System Data bit 15 System Data bit 16 System Data bit 17 DMA Acknowledge 7 System Data bit 11	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O In I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 4 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA00 D08 D00 CASH3- CASL3-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 13 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8 DRAM Data Bit 0 DRAM Data Bit 0 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 3		455055	39 40 41 42 43 44 45 46 47 50 51 52 53 54 55 56 57 58	A31 B30 A29 B28 A28 C18 B27 D17 C17 B26 A26 C16 B25 A25 D15 B24 A24 D14 C14 B23	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O In I/O II I/O	12 mA PU 6 mA 33 SER 12 mA PU 14 mA 12 mA PU 4 mA 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 200 201 202 203 204 205 206 207 208 209 210 211 212 213	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA00 D08 D00 CASH3- CASH2-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 3 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 2 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 3 DRAM Column Address Strobe, High byte 2		45	39 40 41 42 43 44 45 46 47 50 51 52 53 54 55 56 67 58	A31 B30 A29 B28 C18 B27 A27 D17 C17 B26 C16 B25 A25 D15 C15 C15 C15 C14 A24 D14	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5 SA08	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5 Address bit 7 System Data bit 11 Interrupt Request 5 Address bit 5	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O In I/O II I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA01 D08 D00 CASH3- CASH2- CASL2-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 14 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 13 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 1 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8 DRAM Data Bit 0 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 3 DRAM Column Address Strobe, Low byte 2		455055	39 40 41 42 43 44 45 46 47 50 51 52 53 53 54 55 55 56 60 61 62	A31 B30 A29 B28 A28 C18 B27 C17 B26 C16 B25 C15 B24 A24 A24 A24 D14 C14 A24 A24 D14	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 SD11 IRQ5 SA08 DRQ6	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5 Address bit 8 DMA Request 6	Out I/O Out I/O I/O Out I/O I/O Out I/O In	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 14 mA 24 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA00 D08 D00 CASH3- CASH2- CASH2- CASH1-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 10 DRAM Data Bit 9 DRAM Data Bit 9 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 8 DRAM multiplexed memory address 1 DRAM multiplexed memory address 1 DRAM multiplexed memory address 0 DRAM Data Bit 8 DRAM Data Bit 0 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 2 DRAM Column Address Strobe, Low byte 2 DRAM Column Address Strobe, High byte 1		455055	39 40 41 42 43 44 45 46 47 50 51 52 53 55 56 67 57 58	A31 B30 A29 B28 C18 B27 A27 D17 C17 B26 C16 B25 A25 D15 C15 C15 C15 C14 A24 D14	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5 SA08 DRQ6 SD10	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5 Address bit 8 DMA Request 5 Address bit 8 DMA Request 6 System Data bit 10	Out I/O Out I/O I/O Out I/O I/O Out I/O I/O In I/O II I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 219 219 219 219 219 219 219	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA00 D08 D00 CASH3- CASL2- CASL2- CASL1- CASL1-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 2 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 9 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Data Bit 0 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 2 DRAM Column Address Strobe, Low byte 1 DRAM Column Address Strobe, Low byte 1		455055	39 40 41 42 43 44 45 46 47 50 51 52 53 53 54 55 55 56 60 61 62	A31 B30 A29 B28 A28 C18 B27 C17 B26 C16 B25 C15 B24 A24 A24 A24 D14 C14 A24 A24 D14	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5 SA08 DRQ6 SD10 IRQ6-	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5 Address bit 8 DMA Request 5 Address bit 8 DMA Request 6 System Data bit 10 Floppy Disk Interrupt	Out I/O Out I/O I/O Out I/O I/O Out I/O In	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 14 mA 24 mA PU 12 mA PU 12 mA PU 12 mA PU 12 mA PU 13 mA PU 14 mA
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA01 MA00 CASH3- CASL1- CASH1- CASH1-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM multiplexed memory address 6 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 9 DRAM Data Bit 10 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 2 DRAM Column Address Strobe, Low byte 1		455055	39 40 41 42 43 44 45 50 51 52 53 54 55 56 60 61 62 63 64	A31 B30 A29 B28 C18 B27 D17 C17 B26 C16 B25 A25 D15 B24 A24 D14 C14 B23 A23 D13 C13	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5 SA08 DRQ6 SD10 IRQ6- OUT	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5 Address bit 8 DMA Acknowledge 6 System Data bit 10 Floppy Disk Interrupt Request	Out I/O Out I/O I/O I/O I/O I/O I/O In I/O II I/O I	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU N/A PD 24 mA PU
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA01 CASH3- CASH2- CASL1- CASL1- CASL0- CASL0-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 9 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 2 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 9 DRAM Data Bit 1 DRAM multiplexed memory address 1 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Data Bit 0 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 2 DRAM Column Address Strobe, Low byte 1 DRAM Column Address Strobe, Low byte 1		45505560	39 40 41 42 43 44 45 46 47 50 51 52 53 54 55 56 66 61 62 63 64	A31 B30 A29 B28 C18 B27 D17 C17 B26 C16 B25 C15 B24 A24 A24 A24 A24 A24 A24 A24 A24 A24 A	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5 SA08 DRQ6 SD10 IRQ6- OUT IRQ6	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 4 Address bit 8 DMA Request 6 System Data bit 10 Floppy Disk Interrupt Request Interrupt Request Interrupt Request	Out I/O Out I/O I/O I/O Out I/O I/O I/O In I/O I/O In I/O	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 4 mA 12 mA PU 24 mA PU 4 mA 12 mA PU N/A PD 24 mA PU N/A PU 12 mA PU N/A PD 24 mA PU N/A PD
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217	D14 D06 DRWE- D13 GND D05 MA10 MA09 MA08 D12 D04 MA07 MA06 D11 D03 MA05 MA04 D10 D01 MA03 MA02 D09 VCC D01 MA01 MA01 MA00 CASH3- CASL1- CASH1- CASH1-	DRAM Data Bit 14 DRAM Data Bit 6 DRAM memory write strobe DRAM Data Bit 5 DRAM multiplexed memory address 10 DRAM multiplexed memory address 8 DRAM Data Bit 12 DRAM Data Bit 12 DRAM Data Bit 4 DRAM multiplexed memory address 7 DRAM multiplexed memory address 6 DRAM Data Bit 11 DRAM multiplexed memory address 6 DRAM Data Bit 3 DRAM multiplexed memory address 5 DRAM multiplexed memory address 5 DRAM multiplexed memory address 4 DRAM Data Bit 10 DRAM Data Bit 10 DRAM Data Bit 2 DRAM multiplexed memory address 3 DRAM multiplexed memory address 2 DRAM multiplexed memory address 2 DRAM Data Bit 9 DRAM Data Bit 9 DRAM Data Bit 10 DRAM Data Bit 8 DRAM Data Bit 8 DRAM Column Address Strobe, High byte 3 DRAM Column Address Strobe, Low byte 2 DRAM Column Address Strobe, Low byte 1		455055	39 40 41 42 43 44 45 50 51 52 53 54 55 56 60 61 62 63 64	A31 B30 A29 B28 C18 B27 D17 C17 B26 C16 B25 A25 D15 B24 A24 D14 C14 B23 A23 D13 C13	Name SA00 OSC SA01 SA02 BALE SA03 SD15 TC SA04 MAS- TER- SD14 DACK- 2- SA05 SD13 IRQ3 SA06 DRQ7 SD12 IRQ4 SA07 DACK- 7- SD11 IRQ5 SA08 DRQ6 SD10 IRQ6- OUT	Address bit 0 14.318 MHz clock Address bit 1 Address bit 2 Address latch enable Address bit 3 System Data bit 15 DMA Terminal Count Address bit 4 Bus master assert System Data bit 14 DMA Acknowledge 2 Address bit 5 System Data bit 13 Interrupt Request 3 Address bit 6 DMA Request 7 System Data bit 12 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 4 Address bit 7 DMA Acknowledge 7 System Data bit 11 Interrupt Request 5 Address bit 8 DMA Acknowledge 6 System Data bit 10 Floppy Disk Interrupt Request	Out I/O Out I/O I/O I/O I/O I/O I/O In I/O II I/O I	12 mA PU 6 mA 33 SER 12 mA PU 4 mA 12 mA PU N/A PD 24 mA PU

			-continued							-continued		
	Pin	Signal Name	Function	In/ Out	Current	Load*	_ 5			gnal me Function	In/ Out Curren	t Load*
68	D12		DMA Acknowledge 6	Out	4 mA			126		Q9 Interrupt request 9	In N/A	
69	C12	6- SD9	System Data bit 9	I/O	24 mA	PIT		127		OO5 System Data bit 5 OO6 System Data bit 6	I/O 24 mA I/O 24 mA	
70	C12	IRQ7- OUT	Parallel Port Interrupt Request	1/0	2+ 1117	10		129		ESET System reset signal	Out 24 mA	
71	B21	IRQ7	Interrupt Request 7	In	N/A	PU	10	130		007 System Data bit 7	I/O 24 mA	PU
72	A21	SA10	Address bit 10	I/O	12 mA	PU		131	A1 IO	CH- Sub NMI input	In N/A	4.7K
	D11	DRQ5	DMA Request 5	In	N/A				Ck	ζ-		PU
	C11 B20	SD08 SYS-	System Data bit 8 System clock (8	I/O Out	24 mA 12 mA				14		· · · · · · · · · · · · · · · · · · ·	- 4' C
7.0		CLK	MHz)	1.0	10 1	DEL				tive embodiment of the		
	A20 D10	SA11 DACK- 5-	Address bit 11 DMA Acknowledge 5	I/O Out	12 mA 4 mA	PU	15			as a whole is illustrated is a whole is illustrated is a scription table below:	ın FIG. 5 anc	l is given
78	C10	MEM- W	Memory Write	I/O	6 mA	PU, 33 SER						
79	B19	REFR- ESH-	Memory Refresh	I/O	6 m A	470 PU, 33 SER	20	Pin	Pin Name	Description		Туре
80	A 19	SA12	Address bit 12	I/O	12 mA	PU	20			r		-JF -
	D9	DRQ0	DMA Request 0	In		PD		1	HDIOR-	IDE I/O Read, active low. Bu	iffered version of	of O24
	C9		Memory Read	I/O		PU, 33 SER		2	HDALE	IOR IDE Address Latch Enable, a	ctive high.	O24
	B18	DRQ1	DMA Request 1	In		PD			IDO44	Buffered version of BALE	to appr	
84 85	A 18	SA13 VCC	Address bit 13	I/O	12 mA	PU	25	3	IRQ14	IDE Interrupt Request 14. Fo		I
	D8		DMA Acknowledge 0	Out	4 mA		20	4	IOCS16-	interface. Same signal appear IDE I/O Chip Select 16. A lo bit transfer on the SA bus. Sa	w requests a 16	
87	C8	LA17	Address bit 17	I/O	24 mA					on pin 238. This one is used		uis
	B17	DACK-		Out	4 mA					interface.		
		1-						5	HDA1	IDE Address 1. Buffered vers	sion of SA1.	O24
	A17	SA14	Address bit 14	I/O	12 mA		30	6	HDA0	IDE Address 0. Buffered vers		O24
	D7	IRQ14	Interrupt Request 14	In	N/A			7	HDA2	IDE Address 2. Buffered vers		O24
	C7	LA18	Address bit 18	I/O	24 mA			8	HDCS-	IDE Chip Select. A low indic		O24
	B16 A16	DRQ3 SA15	DMA Request 3 Address bit 15	In I/O	N/A 12 mA			9	FDCS-	being transferred to or from t Floppy disk Chip Select. A lo		t O24
	D6	IRQ15	Interrupt Request 15	In	N/A			,	I-DC3-	data is being transferred to or		
	C6	LA19	Address bit 19	I/O	24 mA		35			disk.	Tront the hopp	,
	B15	DACK- 3-	DMA Acknowledge 3	Out	4 mA		33	10 11	LEDIN DENSEL	LED signal from IDE drive		I
97	A15	SA16	Address bit 16	I/O	12 mA	PU		12	INDEX-	Floppy disk index pulse, inpu	ıt from drive	I
	D5	IRQ12	Interrupt Request 12	In	N/A			13	MTR0-	Floppy disk active lower open		
	C5	LA20	Address bit 20	I/O	24 mA					selects motor driver 0. The m		
	B14 A14	IOR- SA17	I/O Read Address bit 17	I/O I/O	6 mA 12 mA		40			are software controlled via th Output Register (DOR).	е порру's Digi	tai
102	7114	GND	Address on 17	1,0	12 11171	10		14	MTR2-	Floppy disk active low open	drain output	
103	D4	IRQ11	Interrupt Request 11	In	N/A	PU				selects motor driver 2. The m		š
104	C4	LA21	Address bit 21	I/O	24 mA					are software controlled via th		
105	B13	IOW-	I/O Write	I/O	6 mA					Output Register (DOR).		
	A13	SA18	Address bit 18	I/O	12 mA		15	15	DRV1 -	Floppy disk active lower oper	n drain output t	hat
107		IRQ10	Interrupt Request 10	In	N/A		45	4.0	DDVIA	selects floppy drive 1	4	
108 109	B12	LA22 SME-	Address bit 22 Mem Read (lower	I/O I/O	24 mA 6 mA	33 SER			DRV3-	Floppy disk active low open selects floppy drive 3	drain output tha	it
110	A12	MR- SA19	1MB) Address bit 19	I/O	12 mA	PU		17 18	GND DRV0-	Floppy disk active low open	drain output the	nt.
111		IOCS- 16-	16-bit I/O access	In		330 PU	50	19	DRV2-	selects floppy drive 0 Floppy disk active low open	-	
112	C2	LA23	Address bit 23	I/O	24 mA		20			selects floppy drive 2	Output the	
	B11		Mem Write (lower 1 MB)	I/O		33 SER		20	MTR1-	Floppy disk active low open selects motor driver 1. The m		S
114 115	A11 D1	AEN	Address Enable 16-bit mem access	I/O In	12 mA N/A	PU 330 PU				are software controlled via th Output Register (DOR).		
		S16-					55	21	MTR3-	Floppy disk active low open	drain output	
116	C1	SBHE-	Bus High Enable	I/O	12 mA	PU				selects motor driver 3. The m	otor enable bits	S
117	A 10	IOCH RDY	Processor Ready Ctrl	In	N/A	1K PU				are software controlled via th Output Register (DOR).	e floppy's Digit	tal
118 119		SD00 END-	System Data bit 0 Zero wait state	I/O I/O	24 mA N/A	PU 330 PU		22	DIR	Floppy disk open drain outpu floppy read/write head mover		
		XFR					60	22	CUED	Low = set pin.		
120	ΔΩ	(OWS-) SD01	System Data bit 1	I/O	24 mA	PΓT		23	STEP-	Floppy disk active low outpu- pulse to move the floppy read		шр
120 121 122		SD01 SD02 DRQ2	System Data bit 1 System Data bit 2 Floppy DMA 2	I/O	24 mA			24	WDATA-	Floppy disk active lower sign precompensated serial data to	nal writes	
		OUT	Request							floppy drive. This is a high o		in
123	B6	DRQ2	DMA request 2	In	N/A	PD				output and is gated internally		
124		SD03	System Data bit 3	I/O	24 mA		65	25	WGATE-	Floppy disk active low open		
125	A5	SD04	System Data bit 4	I/O	24 mA	PU				enables the head to write onto	o the floppy dis	k.

		-continued					-continued	
Pin	Pin Name	Description	Туре		Pin	Pin Name	Description	Туре
26	TRK0-	Floppy disk active lower Schmitt input indicates that the head is on track 0 of the selected drive	IS	5	89	DRQ0 SA12 RE-	ISA DMA 1 Acknowledge strobe ISA System Address 14 ISA Interpret Progress 14, parametry people for	O24 I
27	WRPRT-	Floppy disk active low Schmitt input indicating that the disk is write protected. Any WDATA-	IS			FRESH- MEMW-	ISA Interrupt Request 14, normally used for IDE interface ISA Latched address 18	O24
28	RDATA-	command is ignored. Floppy disk active lower Schmitt input that	IS	10	93	DACK5- SA11	ISA DMA 3 Request strobe ISA System Address 15	O24
29	HDSEL	reads raw data from the floppy disk. Floppy disk open drain output that selects the head on the selected drive. Low = side 0.				SYSCLK SD08 DRQ5	ISA Interrupt Request 15 ISA Latched Address 19 ISA DMA 3 Acknowledge strobe	I O24
30	DSKCHG		I		97	SA10 IRQ7	ISA System Address 16 ISA Interrupt Request 12	O24 I
31	5VBB	117		15	99	IRQ7OUT	ISA Latched Address 20	O24
32	GND	D 0.11			100	SD09	ISA I/O Read strobe	
33	PFI	Powerfail Powerfail				DACK6-	ISA System Address 17	O24
34 35	PFO MR-	Powerfail Powerfail				GND SA09	ISA Interrupt Request 11	I
36	RTCIRQ-	Alarm output from the onboard real time clock				IRQ6	ISA Latched Address 21	O24
37	WDO	Watchdog timer				IRQ6OUT		02.
38	IOCHCK	ISA System Address 00	O24	20	106	SD10	ISA System Address 18	O24
39	SD07	ISA 14.318 MHz clock. This clock is			107	DRQ6	ISA Interrupt Request 10	I
		asynchronous to all other system clocks				SA08	ISA Latched Address 22	O24
40	RESET-	ISA System Address 01	O24		109	IRQ5	ISA System Memory Read strobe	
4.1	DRV	ICA C . All 00	024			SD11	ISA System Address 19	O24
41 42	SD06	ISA System Address 02	O24	25	111	DACK7-	ISA 16-bit I/O Chip Select request. Indicates	I
43	SD05 IRQ9	ISA Buffered Address Latch Enable ISA System Address 03	O24		112	SA07	that the current I/O transaction is 16-bits. ISA Latched Address 23	O24
44	SD04	ISA System Data 15	024			IRQ4	ISA System Memory Write strobe	024
45	SD03	ISA DMA Terminal Court				SD12	ISA Address Enable	
46	DRQ2	ISA System Address 04	O24			DRQ7	ISA 16-bit Memory Chip Select request.	I
47	DRQ2-	ISA					Indicates that the current memory transaction is	
	OUT-			30			16-bits.	
48	SD02	ISA System Data 14				SA06	ISA System Byte High Enable	
49 50	SD01-	ISA DMA 2 Acknowledge strobe	024		117	IRQ3	ISA I/O Channel Ready. A low adds wait states	I
50 51	0WS SD00	ISA System Address 05 ISA System Data 13	O24		118	SD13	to the current ISA bus cycle ISA System Data 00	
52	IOCH-	ISA Interrupt Request 3	I			SA05	ISA active low causing current memory cycle	I
	RDY	1511 1110111000 11040000 0	-	35		51100	to be completed without additional wait states.	-
53	SBHE-	ISA System Address 06	O24	33	120	DACK2-	ISA System Data 01	
54	MEMC-	ISA DMA 7 Request	I		121	SD14	ISA System Data 02	
	S16				122	MASTER-	113	
55	AEN	ISA System Data 12				a.o.	to DRQ2 (pin 123)	-
56	SMEMW-	1 1	I			SA04	ISA DMA 2 Request strobe	I
57 58	LA23 IOCS16-	ISA System Address 07 ISA DMA 7 Acknowledge strobe	O24	40	124	TC SD15	ISA System Data 03 ISA System Data 04	
59	SA19	ISA System Data 11				SA03	ISA Interrupt Request 09	I
60	SMEMR-	ISA Interrupt Request 5	I			BALE	ISA System Data 05	•
61	LA22	ISA System Address 08	O24			SA02	ISA System Data 06	
62	IRQ10	ISA DMA 6 Request	I		129	SA01	ISA active high system reset signal	
63	SA18	ISA System Data 10			130	OSC	ISA System Data 07	
64	IOW-	Floppy disk interrupt request. Normally		45		SA00	ISA gated non-maskable interrupt input	I
	7 404	connects to IRQ6 (pin 65)				HISPEED	Input to select CPU speed. High-high speed.	I
	LA21	ISA Interrupt Request 6	I O24			SPKR	Speaker output	
66 67	IRQ11 GND	ISA System Address 09	024			KDATA KCLOCK	Keyboard data Keyboard clock	
68	SA17	ISA DMA 6 Acknowledge strobe				PWRDN-	Reyboard clock	
69	IOR-	ISA System Data 09		50		GND		
70	LA20	Parallel port interrupt request. Normally			138	COLOR	Video Color/Mono jumper	
		connects to IRQ7 (pin 71).			139	KBLOCK	Keyboard lock. Low blocks keyboard input	
71	IRQ12	ISA Interrupt Request 7	Ι			SLCT	Parallel Port	
72	SA16	ISA System Address 10	O24		141		Parallel Port	
73 74		ISA DMA 5 Request	I			BUSY	Parallel Port	
74 75	LA19 IRQ15	ISA System Data 08 ISA System Clock		55		ACK- PD7	Parallel Port Parallel Port Data 7	
76	SA15	ISA System Address 11	O24			PD6	Parallel Port Data 6	
77	DRQ3	ISA DMA 5 Acknowledge strobe	221			PD5	Parallel Port Data 5	
	LA18	ISA active low memory write strobe				PD4	Parallel Port Data 4	
79	IRQ14	ISA active low signal indicating current bus			148	PD3	Parallel Port Data 3	
		cycle is a memory refresh		60		SLCTIN-	Parallel Port	
80	SA14	ISA System Address 12	O24	00		PD2	Parallel Port Data 2	
81	DACK1-	ISA DMA 0 Request	I			INIT-	Parallel Port	
82 83	LA17	ISA DMA 1 Request	T			PD1 ERR-	Parallel Port Data 1	
83 84	DACK0- SA13	ISA DMA 1 Request ISA System Address 13	I O24			GND	Parallel Port	
85	VCC		021			PD0	Parallel Port Data 0	
86	DRQ1	ISA DSMA 0 Acknowledge strobe		65		AUTOFD	Parallel Port	
87	MEMR-	ISA Latched Address 17	O24			STRB-	Parallel Port	

	1
-continued	-continued

Pin Pin Name Description

Request

Interrupt

Request 6

Address bit 9

DMA Acknowledge 6 System Data bit 9 Parallel Port

In

I/O

Out

I/O

N/A

12 mA

4 mA

24 mA

PU

PU

PU

Туре

Туре

Pin Pin Name Description

SET224 IDED07
225 HDD08
226 HDD06
227 HDD09
228 HDD05
229 HDD10
230 HDD04
231 HDD13

232 HDD03

IDE Data Bit 7

IDE Data Bit 8

IDE Data Bit 6
IDE Data Bit 9
IDE Data Bit 5
IDE Data Bit 5
IDE Data Bit 10

IDE Data Bit 4 IDE Data Bit 11

IDE Data Bit 3

158	DCD2	Serial Port 2 Data Carrier Detect	5	233	HDD1	2 IDE I	Data Bit 12			
	DSR2	Serial Port 2 Data Set Ready		234			Oata Bit 2			
	RXD2	Serial Port 2 Receive Data		235			Data Bit 13			
	RTS2	Serial Port 2 Request To Send		236			Data Bit 1			
	TXD2	Serial Port 2 Transmit Data		237			Data Bit 14			
	CTS2	Serial Port 2 Clear To Send		238			Data Bit 0			
	DTR2		10	239						
		Serial Port 2 Data Terminal Ready	10				Data Bit 15	1		
	R12	Serial Port 2 Ring Indicator		240	ныо	w- IDE	uffered I/O Write s	trobe		
	DCD1	Serial Port 1 Data Carrier Detect								
167	DSR1	Serial Port 1 Data Set Ready								
168	RXD1	Serial Port 1 Receive Data		A s	econ	d embod	iment of the p	in config	guration	for the
169	RTS1	Serial Port 1 Request to Send					_			
170	TXD1	Serial Port 1 Transmit Data	15				s given in the			
	CTS1	Serial Port 1 Clear to Send	13	spond	ing p	in numbe	rs for expansion	a bus con	nectors	A. B. C.
	DTR1	Serial Port 1 Data Terminal Ready					efore, bus 24			
	RI1	Serial Port 1 Ring Indicator							cs 94 p	ms mai
		Serial Fort 1 King Indicator		includ	les V	CC and t	wo GND pins.			
	GAMECS	DDAMED 4.11 0: 1 0					•			
	RAS3-	DRAM Row Address Strobe 3								
	RAS2-	DRAM Row Address Strobe 2	20							
177	RAS1-	DRAM Row Address Strobe 1	20							
178	RAS0-	DRAM Row Address Strobe 0				Signal				
	DP1	DRAM parity bit for high byte memory			Pin	Name	Function	In/Out	Current	Load*
	DP0	DRAM parity bit for low byte memory			1 111	Name	runction	III/Out	Current	Load
	D15	DRAM Data Bit 15		38	A 21	IOCHCK	Address bit 0	I/O	12 mA	PU
	D07	DRAM Data Bit 7	25	39	B30	SD07	14.318 MHz	Out	6 mA	33 SER
	D14	DRAM Data Bit 14	23				clock			
	D06	DRAM Data Bit 6		40	A 30	RESET-	Address bit 1	I/O	12 mA	$_{ m PU}$
185	DRWE-	DRAM memory write strobe				DRV				
186	D13	DRAM Data Bit 13		41	A29	SD06	Address bit 2	I/O	12 mA	PU
187	GND			42		SD05	Address latch	Out	12 mA	
	D05	DRAM Data Bit 5					enable			
	MA10	DRAM multiplexed memory address 10	30	43	A 28	IRQ9	Address bit 3	I/O	12 mA	PU
			30							
	MA09	DRAM multiplexed memory address 9		44	C18	SD04	System Data	I/O	12 mA	PU
	MA08	DRAM multiplexed memory address 8					bit 15			
192	D12	DRAM Data Bit 12		45	B27	SD03	DMA Terminal	Out	4 mA	
193	D04	DRAM Data Bit 4					Count			
194	MA07	DRAM multiplexed memory address 7		46	A27	DRQ2	Address bit 4	I/O	12 mA	PU
195	MA06	DRAM multiplexed memory address 6	35	47		DRQ2-	Bus master	In	N/A	330 PU
	D11	DRAM Data Bit 11	33			OUT-	assert			
	D03	DRAM Data Bit 3		48	C17	SD02	System Data	I/O	24 mA	PU
				70	CII	3D02		1,0	24 11171	10
	MA05	DRAM multiplexed memory address 5		40	D0.6	GD04	bit 14			
	MA04	DRAM multiplexed memory address 4		49	B26	SD01-	DMA	Out	4 mA	
	D10	DRAM Data Bit 10					Acknowledge 2			
201	D01	DRAM Data Bit 2	40	50	A26	0WS	Address bit 5	I/O	12 mA	$_{ m PU}$
202	MA03	DRAM multiplexed memory address 3	40	51	C16	SD00	System Data	I/O	24 mA	PU
203	MA02	DRAM multiplexed memory address 2					bit 13			
	D09	DRAM Data Bit 9		52	B25	IOCH-	Interrupt	In	N/A	PU
	VCC	Did in Data Div		02	DZU	RDY	Request 3	***	1 1/1 1	
		DDAM Data Bit 1		52	105			T/O	10 4	DII
	D01	DRAM Data Bit 1		53		SBHE-	Address bit 6	I/O	12 mA	PU
	MA 01	DRAM multiplexed memory address 1	45	54	D15	MEMC-	DMA Request 7	In	N/A	PD
208	MA 00	DRAM multiplexed memory address 0	45			S16				
209	D08	DRAM Data Bit 8		55	C15	AEN	System Data	I/O	24 mA	$_{ m PU}$
210	D00	DRAM Data Bit 0		bit 12			•			
	CASH3-	DRAM Column Address Strobe, High byte 3		56	B24	SMEMW-	Interrupt	In	N/A	PU
	CASL3-	DRAM Column Address Strobe, Low byte 3				211221211	Request 4		- 1,1-2	•
				57	A 24	T A 22	Address bit 7	T/O	12 m A	DII
	CASH2-	DRAM Column Address Strobe, High byte 2	~0			LA23		I/O	12 mA	PU
	CASL2-	DRAM Column Address Strobe, Low byte 2	50	58	D14	IOCS16	DMA	Out	4 mA	
	CASH1-	DRAM Column Address Strobe, High byte 1					Acknowledge 7			
216	CASL1-	DRAM Column Address Strobe, Low byte 1		59	C14	SA19	System Data	I/O	24 mA	$_{ m PU}$
217	CASH0-	DRAM Column Address Strobe, High byte 0					bit 11			
218	CASL0-	DRAM Column Address Strobe, Low byte 0		60	B23	SMEMR-	Interrupt	In	N/A	PU
	BDIS	, ,					Request 5			
	XRO-		~ ~	61	A23	LA22	Address bit 8	I/O	12 mA	PU
220			55			IRQ10		_		PD
221	MCS-			62			DMA Request 6	In	N/A	
	LEDOUT-			63	C13	SA18	System Data	I/O	24 mA	PU
	GND						bit 10			
223	HDRE-	IDE		64		IOW-	Floppy Disk			
	SET-						Interrupt			
224	IDED07	IDE Data Rit 7					Request			

60

65

65

66 67

68

69

70

B22 LA21

A22 IRQ11 GND D12 SA17

C12 IOR-

LA20

-continued -continued

			-continued				
	Pin	Signal Name	Function	In/Out	Current	Load*	5
71	B21	IRQ12	Interrupt Request Interrupt Request 7	In	N/A	PU	
72	A21	SA16	Address bit 10	I/O	12 mA	PU	
73	D11	DACK3-	DMA Requests 5	In	N/A	PD	
74	C11	LA19	System Data bit 8	I/O	24 mA	PU	10
75	B20	IRQ15	System clock (8	Out	12 mA		
76	A 20	SA15	MHz) Address bit 11	I/O	12 mA	PU	
77	D10	DRQ3	DMA	Out	4 mA		
78	C10	LA18	Acknowledge 5 Memory Write	I/O	6 m A	PU. 33	15
79	B 19	IRQ14	Memory Refresh	I/O	6 mA	SER 470 PU. 33 SER	
80	A 19	SA14	Address bit 12	I/O	12 mA	PU	
81	D9	DACK1-	DMA Request 0	In	N/A	PD	20
82	C9	LA17	Memory Read	I/O	6 m A	PU. 33	20
	70.40	D . OTTO	B141 B			SER	
83	B18	DACK0-	DMA Request 1	In	N/A	PD	
84 85	A 18	SA13 VCC	Address bit 13	I/O	12 mA	PU	
86	D8	DRQ1-	DMA Acknowledge 0	Out	4 mA		25
87	C8	MEMR-	Address bit 17	I/O	24 mA		
88	B17		DMA	Out	4 mA		
			Acknowledge 1				
89	A17	SA12	Address bit 14	I/O	12 mA	PU	
90	D7	RE- FRESH-	Interrupt	In	N/A	PU	20
91	C7	MEMW-	Request 14 Address bit 18	I/O	24 mA		30
92	B16	DACK5-	DMA Request 3	I/O In	N/A	PD	
93		SA11	Address bit 15	I/O	12 mA	PU	
94	D6	SYSCLK	Interrupt	In	N/A	PU	
			Request 15				
95	C6	SD08	Address bit 19	I/O	24 mA		35
96	B15	DRQ5	DMA Acknowledge 3	Out	4 mA		
97	A15	SA10	Address bit 16	I/O	12 mA	PU	
98	D5	IRQ7	Interrupt	In	N/A	PU	
			Request 12				
99	C5	IRQ7OUT	Address bit 20	I/O	24 mA	DII	40
100 101	B14 A14	SD09 DACK6-	I/O Read Address bit 17	I/O I/O	6 mA 12 mA	PU PU	
102	71.17	GND	Address on 17	1,0	12 11174	10	
103	D4	SA09	Interrupt Request 11	In	N/A	PU	
104	C4	IRQ6	Address bit 21	I/O	24 mA		
105	B13	IRQ6OUT	I/O Write	I/O	6 mA	PU	45
106	A13	SD10	Address bit 18	I/O	12 mA	PU	
107	D3	DRQ6	Interrupt Request 10	In	N/A	PU	
108	СЗ	SA08	Address bit 22	I/O	24 mA		
109	B12	IRQ5	Mem Read (lower 1 MB)	I/O	6 mA	33 SER	50
110	A12	SD11	Address bit 19	I/O	12 mA	PU	50
111	D2	DACK7-	16-bit I/O access	In	N/A	330 PU	
112	C2	SA07	Address bit 23	I/O	24 mA		
113	B11	IRQ4	Mem Write (lower 1 MB)	I/O	6 mA	33 SER	
114	A 11	SD12	Address Enable	I/O	12 mA	PU	55
115	D1	DRQ7	16-bit mem	In	N/A	330 PU	
116	C1	SA06	access Bus High Enable	I/O	12 mA	${ m PU}$	
117	A 10	IRQ3	Processor Ready Ctrl	In	N/A	1K PU	
118	A 9	SD13	System Data bit 0	I/O	24 mA	PU	60
119	B 8	SA05	Zero wait state	In	N/A	330 PU	60
120	A8	DACK2-	System Data bit 1	I/O	24 mA	PU	
121 122	A 7	SD14 MASTER-		I/O	24 mA	PU	
123	В6	SA04	Request DMA request 2	In	N/A	PD	
123	A 6	TC	System Data bit 3	I/O	24 mA	PU	65
125	A5	SD15	System Data bit 4	I/O	24 mA	PU	
-	-		,				

š		Pin	Signal Name	Function	In/Out	Current	Load*
	126	В4	SA03	Interrupt request 9	In	N/A	PU
	127	A4	BALE	System Data bit 5	I/O	24 mA	PU
	128	A4	SA02	System Data bit 6	I/O	24 mA	PU
0	129	B2	SA01	System reset signal	Out	24 mA	
	130	A 2	OSC	System Data bit 7-	I/O	24 mA	PU
	131	A 1	SA00	Sub NMI input	In	N/A	4.7K PU
5							

The exact pin configuration as illustrated for the expansion bus on FIG. 5 is a critical feature of the invention. Since it forms a single row of pins on the module 10, the pins can be easily connected directly to the expansion bus connectors 20 without having to resort to multiple layer boards to route the PC board tracks from the module 10 to the expansion bus connectors A, B, C, D. Furthermore, as mentioned above, the present invention includes both microprocessor modules as illustrated in FIG. 3, as well as peripheral controller 25 modules such as display controller modules, Ethernet control modules, and PCMCIA compatible modules for extended memory (RAM, ROM, EEPROM, flash memory, etc.), as well as for modem, fax, and network interfaces, and also for wireless communication devices. By providing an 30 identical pin configuration for the ISA buses, the various modules can easily be connected to one another.

A further feature of the invention is illustrated in FIG. 6. FIG. 6 illustrates a card 54 having a mounting site 56 for a module having a pin configuration as described above with 35 reference to FIG. 4. The card 54 provides an integrated way for system development in standard ISA passive backplane systems. The card includes an AT-bus and a PC/104 bus, and occupies a single slot in an AT-class (16-bit) passive backplane. This allows development tQ be performed using a 40 terminal on a serial port as a console. A standard VGA or SVGA display controller can be plugged into another slot on the backplane if desired. Instead, a PC/104 display controller can be installed directly on the PC/104 header 58 on the card **54**. Since the module **10** is fully compatible with PC/AT 45 ISA, a wide selection of hardware peripherals may be integrated. The ISA-compatible bus allows an OEM to easily interface his proprietary hardware design with the module 10. Futhermore, the standard BIOS and embedded DOS allows application software to be developed using 50 standard desk top PCs and standard development tools for implementation on the system using one or more modules of the present invention. It will be appreciated that, depending on the nature of the module, the size of the module and the number of pins may vary, however it is an important feature 55 of this invention that the pins for the ISA bus retain their configuration in each module to allow the modules to be readily connected to one another as illustrated in FIG. 7 in which different modules 60, 62, 64 of the invention are connected to each other by means of bus lines 66, 68 60 extending between the ISA compatible bus pins indicated by reference numerals 70, 72, 74, respectively.

I claim:

A computer module comprising a central processing unit, a serial port, a parallel port, a drive controller, a
 keyboard interface, a DRAM interface and flash memory mounted in a relatively flat housing which is adapted to be mounted on a circuit board in a flat position, and a plurality

of gull wing connector pins extending from the housing and arranged in a single row along the periphery of the housing for connection to electrical conductors on the circuit board.

- 2. The computer module of claim 1 wherein the housing is rectangular.
- 3. The computer module of claim 1 wherein the module has a footprint no larger than about 60×80 mm.
- **4.** The computer module of claim **1** wherein the connector pins correspond in signal type and in number to a standard ISA bus.
- 5. A computer module comprising a central processing unit, a serial port, a parallel port, a drive controller, a keyboard interface, a DRAM interface and flash memory

24

mounted in a relatively flat rectangular housing which is adapted to be mounted on a circuit board in a flat position, and a plurality of connector pins extending from the housing and arranged in a single row along three adjacent peripheral edges of the housing for connection to electrical conductors on the circuit board.

- 6. The computer module of claim 5 wherein the module has a footprint no larger than about 60×80 mm.
- 7. The computer module of claim 5 wherein the connector pins correspond in signal type and in number to a standard ISA bus.

* * * * *