




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 21/3105, 21/321	A1	(11) International Publication Number: WO 97/13272 (43) International Publication Date: 10 April 1997 (10.04.97)
<p>(21) International Application Number: PCT/US96/13932</p> <p>(22) International Filing Date: 30 August 1996 (30.08.96)</p> <p>(30) Priority Data: 08/539,140 4 October 1995 (04.10.95) US</p> <p>(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).</p> <p>(72) Inventor: SAHOTA, Kashir, S.; 43067 Scofield Court, Fremont, CA 94539 (US).</p> <p>(74) Agent: RODDY, Richard, J.; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).</p>		<p>(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report.</i></p>

(54) Title: AN EFFICIENT AND ECONOMICAL METHOD OF PLANARIZATION OF MULTILEVEL METALLIZATION STRUCTURES IN INTEGRATED CIRCUITS USING CMP



(57) Abstract

A method for increasing the oxide removal rate of oxide chemical-mechanical polishing is provided for planarizing dielectric layers. The method of the invention is employed in the process for forming multilayer interconnects. The process employs doped oxide deposition and polish processing instead of undoped oxide deposition and polish. Doped oxides such as BPTEOS (boron phosphorous tetra-ethyl orthosilicate), BSG (boron silane-based glass), PSG (phosphorous silane-based glass), and BPSG (boron phosphorous silane-based glass) can be used. The polish rate of doped oxide film is 2 to 3 times the polish rate of undoped oxide film. By forming the planarized dielectric layers from doped oxide films, the throughput of the CMP process step is increased thus reducing the cost of manufacturing.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

5 AN EFFICIENT AND ECONOMICAL METHOD OF
 PLANARIZATION OF MULTILEVEL METALLIZATION
 STRUCTURES IN INTEGRATED CIRCUITS USING CMP

10 **TECHNICAL FIELD**

 The present invention relates generally to semiconductor processing, and, more particularly, to improving the throughput and reducing the cost of oxide chemical mechanical polishing (CMP) for 0.7 micrometer and smaller semiconductor devices.

15 **BACKGROUND ART**

 To accommodate higher packing density in present integrated circuits, metal connection to integrated circuit devices formed in a semiconductor substrate are made
20 by multilayer interconnects. Each level of multilayer interconnects is supported over the semiconductor substrate by an interlevel dielectric. Generally, the integrated circuit structure is coated with a dielectric layer and metal lines are laid down in parallel strips on top of the dielectric layer. Additional levels of multilayer interconnects are formed over this dielectric layer each including additional metal interconnects and an interlevel
25 dielectric layer.

 Oxide chemical-mechanical polishing (CMP) is widely employed to planarize dielectric layers used to isolate the metal connections formed from layers of patterned metal deposited on semiconductor wafers. Oxide CMP is employed to convert a con-
30 formal oxide layer deposited over a layer of patterned metal, into a planar oxide surface. Without oxide CMP, the conformal oxide layer conforms to the shape of the layer of patterned metal. Fluctuations in the surface of the conformal oxide layer exist above

metal steps in the layer of patterned metal. With oxide CMP, oxide on the surface of a wafer is removed, producing a planar layer of oxide above the metal steps.

For producing planarized oxide topographies, those skilled in the art use a PETEOS (plasma enhanced tetra-ethyl orthosilicate) film. The typical polish rate of PETEOS, however, ranges from 2,000 to 4,000 Å/minute.

In particular, an existing method used for the planarization of oxide topographies on integrated circuit structures is outlined in U.S. Patent 4,954,459. The method described in this patent involves oxide deposition followed by masking with openings in the mask in registry with raised portions of the oxide, wet etch to etch the raised portions of the oxide down to approximately the same height as the low portions of the oxide, resist strip, and polish processing to remove remaining raised portions of the oxide. This process, however, involves additional masking and etching processes in addition to polishing processes and thus increases process complexity. Furthermore, the polish rate for the oxide is relatively slow.

What is needed is an approach for polishing wafers that provides a higher oxide removal rate, thus greatly improving CMP throughput.

DISCLOSURE OF INVENTION

In accordance with the invention, a method is provided for increasing the oxide removal rate of oxide chemical-mechanical polishing employed to planarize dielectric layers in the formation of multilayer interconnects for connecting conductive regions separated by insulating regions supported on an integrated circuit structure by forming the planarized dielectric layers from doped oxide films. The method comprises:

(a) depositing at least one conducting film on the integrated circuit structure;

(b) patterning and etching the conducting film to form conducting lines, some of which are separated by comparatively wide spaces and others of which are separated by comparatively narrow spaces therebetween;

(c) filling the narrow spaces by forming spacers therein;

(d) depositing at least one doped oxide film over the integrated circuit structure; and

(e) polishing the doped oxide film using chemical-mechanical polishing to planarize the doped oxide film.

5 The above steps can be repeated to build multiple levels of metal interconnects.

The method of the invention enables the throughput of the oxide CMP process step to be increased. The method employs a doped oxide deposition and polishing process to replace the steps described in the above-mentioned disclosed art, i.e., U.S. Patent 4,954,459. In the present invention, doped oxides such as BPTEOS (boron phosphorous tetra-ethyl orthosilicate), BSG (boron silane-based glass), PSG (phosphorous silane-based glass), and BPSG (boron phosphorous silane-based glass),
10 are used. The concentration of B and/or P in these doped oxide films may vary from about 1 to 5%. The polish rate of doped oxide film is 2 to 3 times the polish rate of undoped oxide film. Accordingly, employing doped oxide film increases the polish
15 throughput hence reducing the cost of manufacturing.

Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and accompanying drawings, in which like reference designations represent like features throughout the
20 Figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The drawings referred to in this description should be understood as not being drawn to scale except if specifically noted. Moreover, the drawings are intended to illustrate only one portion of an integrated circuit fabricated in accordance with the present invention.
25

FIG. 1 is a cross-sectional view depicting metal lines formed on the integrated circuit structure;

FIG. 2 is a cross-sectional view depicting spacer formation or gap fill in the
30 narrow spaces;

FIG. 3 is a cross-sectional view depicting the dope oxide film formed over the integrated circuit structure;

FIG. 4 is a cross-sectional view depicting the surface of the doped oxide film after oxide CMP; and

5 FIG. 5, on coordinates of removal rate (in Å/minute), percent within wafer uniformity (in percent), and wafer number, are two plots showing the removal rate and percent within wafer uniformity (%WTW uniformity) for a mini-marathon run of BPTEOS polish for 72 wafers.

10

BEST MODES FOR CARRYING OUT THE INVENTION

Reference is now made in detail to a specific embodiment of the present invention, which illustrates the best mode presently contemplated by the inventor for practicing the invention. Alternative embodiments are also briefly described as applicable.

15

Referring now to FIG. 1, wherein like reference numerals designate like elements throughout, an integrated circuit structure 10 is depicted having conducting lines or metal lines 12 formed thereon. While four metal lines 12 are shown, it will be readily apparent to those skilled in the art that in fact any number of such metal lines can be employed. Additionally, the process of the present invention applies to polysilicon lines as well. To form the metal lines 12, a metal film is first deposited or sputtered on the
20 integrated circuit structure 10. The metal film is then masked with a metal mask using photoresist (not shown) followed by metal etch using an RIE (reactive ion etch) etcher. The photoresist is then stripped using plasma resist strip and wet strip processes. This process described above defines the metal lines 12 and spaces, both narrow spaces 14
25 and wide spaces 16, between the metal lines. While one narrow space 14 is shown, it will be readily apparent to those skilled in the art that in fact any number of such narrow spaces will exist. The metal lines 12 and spaces could vary from minimum feature width to as wide as required by metal design rules. As used herein, narrow spaces are defined as having a width of less than about 0.8 μm , while wide spaces are defined as
30 having a width of greater than about 0.8 μm .

The narrow spaces 14 between metal lines 12 can be filled using a technique for spacer formation or gap fill such as defined in U.S. Patent 5,382,547. In the process described in this patent, oxide fillets 18, which are shown in FIG. 2, are formed on the sidewalls of the metal lines 12. These oxide fillets 18 may be formed by applying a layer of oxide (not shown) such as CVD (chemical vapor deposited) PETEOS oxide over the metal lines 12. Next, a layer of hardenable sacrificial spin-on-glass (SOG) material (not shown) is applied over the layer of oxide. An RIE etchback is performed after the spacer deposition (i.e., the deposition of the layer of oxide and the layer of hardenable SOG) clearing the top of the metal lines 12. The layer of hardenable SOG is used to slow down the etch rate in the narrow spaces 14 enabling the formation of spacers 20 therein. The etchback with RIE is employed until all of the layer of hardenable sacrificial SOG material and nearly all of the layer of oxide is removed thus forming the oxide fillets 18 on the sidewalls of the metal lines 12 and spacers 20 in the narrow spaces 14. This process, described in U.S. Patent 5,382,547 and outlined above, ensures that there are no voids in oxide fill for spaces less than 0.8 μm wide.

Other existing techniques for spacer formation, such as ECR (electron cyclotron resonance) oxide dep-etch-dep (deposit-etch-deposit) or use of low ϵ (i.e., low dielectric constant) dielectric materials, may be employed as well.

A doped glass film (or doped oxide film) 22 comprising doped oxide such as BPTEOS, PSG, BSG, or BPSG is then deposited as shown in FIG. 3. The doped oxide film is deposited using commercially available equipment, e.g. Applied P-5000 (Applied Materials, Santa Clara, CA) or Novellus Concept 1 (Novellus Inc., San Jose, CA). This process ensures that the wide spaces 16 between the metal lines 12 are filled about 0.5 to 2.0 μm above the original metal surface.

The concentration of the dopant (boron and/or phosphorus) in the doped glass film 22 is within the range of about 1 to 5%.

The doped oxide film 22 is next polished such that all the topography on the surface has been planarized as depicted in FIG. 4. The doped oxide film 22 is polished using commercially available polishers, e.g., Westech 472 (IPEC/Westech Inc., Phoenix, AZ), Strasbaugh Planarizer (R.H. Strasbaugh Co., San Luis Obispo, CA), or Speedfam V (Speedfam Corp., Chandler, AZ).

The state of the art method of performing oxide CMP involves polishing a wafer supported in a wafer-carrier head or carrier with a polishing pad mounted on a polishing platen or platen. During polish, the wafer is caught between the carrier and the polish pad. Both the carrier and the platen rotate during polish.

5 The optimum time to completely planarize the topography on the surface of the doped oxide film 22 is usually the time required to polish blanket oxide film, i.e., an undoped oxide film, having a thickness equivalent 1 to 1.25 times the metal step height of the metal lines 12. Use of the doped glass film 22 having the boron and/or phosphorus concentration given above increases the polish throughput by 2 to 3 times.

10 The steps listed above, beginning with the formation of a metal film on the integrated circuit structure 10, can be repeated to build multiple levels of metal interconnects. In this manner doped glass films 22 can be formed over the first, second, third, fourth, fifth, and higher metal layers (i.e., metal layer 1, 2, 3, 4, 5, etc.).

15

EXAMPLE

As described above, the typical polish rate of PETEOS ranges from 2,000 to 4,000 Å/minute. In contrast, the polish rate of a doped glass film or doped oxide film 22 such as BPTEOS is higher for most CMP conditions as shown in Table I, which
20 lists the polish rates and percent within wafer uniformity (%WTW uniformity) for BPTEOS. Thus, it is clear that judicious selection of polish conditions can provide removal rates on the order of 2 to 3 times the typical polish rate, that is, removal rates in the range of greater than 4,000 to over 12,000 Å/minute.

TABLE I: RUN SUMMARY FOR BPTEOS POLISH

Example	Pressure (psi)	Platen Rotation (RPM)	Carrier Rotation (RPM)	Removal Rate (Å/min)	WTW Uniformity %
1	6.0	10	10	2,874	6.2
2	10.0	45	10	12,172	5.2
3	10.0	10	45	4,871	6.8
4	6.0	45	45	7,810	7.8
5	10.0	10	10	4,452	3.9
6	6.0	10	45	3,401	15.4
7	6.0	45	10	7,633	7.2
8	8.0	10	10	3,684	6.5
9	6.0	28	10	6,083	5.7

5 Additionally, the removal rate (curve 24) of the doped oxide film 22 and %WTW uniformity (curve 26) for a mini-marathon run of a 6 inch BPTEOS polish are plotted and shown in FIG. 5. The %WTW uniformity is based on the $\langle 1\sigma \rangle$ standard deviation over each wafer. The polish was performed using a Westech 472 polisher set at a pressure of 10 psi and using a 200 ml slurry flow. The platen rotation and carrier rotation rates were 20 rpm and 15 rpm, respectively. The average removal rate of the doped oxide film 22 and %WTW uniformity, as shown in FIG. 5, are 7596 Å \pm 63 Å and 4.1% \pm 1%, respectively; the \pm range indicating the $\langle 1\sigma \rangle$ standard deviation over 10 all 72 runs. Removal rates up to 12,000 Å/min, however, can be achieved as well, as shown in Table 1.

15 INDUSTRIAL APPLICABILITY

The process for increasing the oxide removal rate of oxide chemical-mechanical polishing employed to planarize dielectric layers in the formation of multilayer interconnects of the invention is expected to find use in the fabrication of silicon-based semiconductor devices.

20

The foregoing description of the preferred embodiment of the present invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Obviously, many

modifications and variations will be apparent to practitioners skilled in this art. It is possible that the invention may be practiced in other fabrication technologies in MOS or bipolar processes. Similarly, any process steps described might be interchangeable with other steps in order to achieve the same result. The embodiment was chosen and described in order to best explain the principles of the invention and its practical application, thereby enabling others skilled in the art to understand the invention for various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

10

CLAIMS

What Is Claimed Is:

- 5 1. A method for increasing the oxide removal rate of oxide chemical-mechanical polishing employed to planarize dielectric layers in an integrated circuit structure by forming said planarized dielectric layers from doped oxide films, said method comprising:
- 10 (a) depositing at least one conducting film on said integrated circuit structure;
- (b) patterning and etching said conducting film to form conducting lines, some of which are separated by comparatively wide spaces and others of which are separated by comparatively narrow spaces therebetween;
- (c) filling said narrow spaces by forming spacers therein;
- 15 (d) depositing at least one doped oxide film over said integrated circuit structure; and
- (e) polishing said doped oxide film using chemical-mechanical polishing to planarize said dope oxide film.
- 20 2. The method of Claim 1 wherein said conducting film and said conducting lines comprise conducting material selected from the group of conductors consisting essentially of metal and polysilicon.
3. The method of Claim 1 wherein said doped oxide film comprise doped oxide
25 selected from the group consisting essentially of boron phosphorous tetra-ethyl orthosilicate, boron silane-based glass, phosphorous silane-based glass, and boron phosphorous silane-based glass.
4. The method of Claim 3 wherein said doped oxide film includes a concentra-
30 tion of boron ranging from about 1 to 5%, a concentration of phosphorous ranging

from about 1 to 5%, or a concentration of boron and phosphorous ranging from about 1 to 5%.

5 5. The method of Claim 1 wherein steps (a) through (e) are repeated at least once to build multiple levels of metal interconnects.

6. The method of Claim 5 wherein said multiple levels of metal interconnects are employed in the formation of multilayer interconnects for connecting conductive regions separated by insulating regions supported on said integrated circuit structure.

10

7. The method of Claim 1 wherein said wide spaces are filled with said doped oxide film to a thickness above said conducting lines of about 0.5 to 2.0 micrometers.

8. The method of Claim 1 wherein said narrow spaces are less than about 0.8 micrometers wide.

15

9. The method of Claim 1 wherein said spacers are formed in said narrow spaces by electron cyclotron resonance oxide deposit-etch-deposit.

10. The method of Claim 1 wherein said spacers are formed in said narrow spaces with low dielectric constant dielectric materials.

20

11. The method of Claim 1 wherein said spacers are formed in said narrow spaces by a method comprising:

25





(a) forming a first layer of oxide over said conducting lines;

(b) forming a layer of hardenable sacrificial spin-on-glass material over said first layer of oxide; and

(c) simultaneously etching said first layer of oxide and said hardenable sacrificial spin-on-glass material until essentially all of said hardenable sacrificial spin-on-glass material and nearly all of said first layer of oxide are removed.

30

12. The method of Claim 1 wherein said spacers comprise essentially undoped oxide.






FIG. 5

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 96/13932

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 6 H01L21/3105 H01L21/321

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US,A,5 312 512 (ALLMAN DERRYL D J ET AL) 17 May 1994 see claims 1,2 ---	1,2,5, 11,12
X	US,A,5 445 998 (ZIMMER HANS-GUENTER) 29 August 1995 see column 1, line 45 - line 49 see column 3, line 1 - line 8 see column 3, line 29 - line 43 see figures 1-5 ---	1-3,11, 12
A	US,A,5 175 122 (WANG CHING-TAI S ET AL) 29 December 1992 see column 3, line 3 - line 25 see column 4, line 24 - line 34 see figures 1-4 ---	1-3
	-/--	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

11 October 1996

Date of mailing of the international search report

25. 10. 96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,
 Fax (+ 31-70) 340-3016

Authorized officer

Hammel, E

INTERNATIONAL SEARCH REPORT

Int: nal Application No

PCT/US 96/13932

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP,A,0 405 850 (AMERICAN TELEPHONE & TELEGRAPH) 2 January 1991 see column 8, line 24 - column 9, line 14; claims 1-7; figures 1-6 ---	1-3,5,12
A	DE,A,42 21 431 (SIEMENS AG) 5 January 1994 see claims 1-3; figures 3-5 -----	1,2

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 96/13932

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-5312512	17-05-94	NONE	

US-A-5445998	29-08-95	DE-C- 4239075	07-04-94
		EP-A- 0599074	01-06-94
		JP-A- 7006997	10-01-95

US-A-5175122	29-12-92	JP-A- 5206261	13-08-93

EP-A-0405850	02-01-91	JP-A- 3038828	19-02-91

DE-A-4221431	05-01-94	WO-A- 9400874	06-01-94
		EP-A- 0647356	12-04-95
		JP-T- 7508136	07-09-95
