



(51) International Patent Classification:

H01L 23/04 (2006.01) H01L 23/00 (2006.01)

(21) International Application Number:

PCT/US2017/037784

(22) International Filing Date:

15 June 2017 (15.06.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/192,235 24 June 2016 (24.06.2016) US

(71) Applicant: XILINX, INC. [US/US]; Attn: Legal Dept.,
2100 Logic Drive, San Jose, CA 95124 (US).

(72) Inventor: GANDHI, Jaspreet Singh; 2100 Logic Drive,
San Jose, CA 95124 (US).

(74) Agent: HSU, Frederick et al.; XILINX, Inc., Attn: Legal
Dept., 2100 Logic Drive, San Jose, CA 95124 (US).

(81) Designated States (unless otherwise indicated, for every

kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every

kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: CHIP PACKAGE ASSEMBLY HAVING CONFORMAL LID




FIG. 2

(57) Abstract: A chip package assembly and method for fabricating the same are provided which utilize a conformal lid (150, 450) to improve the chip package assembly from deformation. In one example, a chip package assembly is provided that includes integrated circuit (IC) dies, a packaging substrate, and a lid (250, 450). The packaging substrate has a die receiving area (120) that is defined by the laterally outermost extents of the IC dies mounted to the packaging substrate (150). The lid (150, 450) a surface that includes a first region (254) and a second region. The first region (254) is disposed over the first IC die (110) while the second region (258) of the lid (150, 450) extends below the second surface the first IC die (110) and is spaced above the packaging substrate (150). At least a portion of the second region (258) of the lid (150, 450) is overlapped with the die receiving area (120).

Published:

— *with international search report (Art. 21(3))*

CHIP PACKAGE ASSEMBLY HAVING CONFORMAL LID

TECHNICAL FIELD

Embodiments of the present invention generally relate to a chip package assembly, and in particular, to chip package assembly comprising at least
5 integrated circuit (IC) die disposed on a package substrate or interposer, and a conformal lid.

BACKGROUND

10 Electronic devices, such as tablets, computers, copiers, digital cameras, smart phones, control systems and automated teller machines, among others, often employ electronic components which leverage chip package assemblies for increased functionality and higher component density. Conventional chip packaging schemes often utilize a package substrate, often in conjunction with a
15 through-silicon-via (TSV) interposer, to enable a plurality of integrated circuit (IC) dies to be mounted to a single package substrate. The IC dies may include memory, logic or other IC devices.

Out of plane deformation of the package substrate, i.e., warpage, can be problematic to conventional chip packaging schemes. Warpage is particularly
20 problematic in conventional chip packaging schemes that have an asymmetrical die distribution about at least one of the horizontal axes. Such warpage or bending of the package substrate can lead to solder connection failure or other damage to the components and devices of the chip package assembly, which may detrimentally effect device performance and reliability.

25 In many instances, dummy dies are utilized to stiffen the package substrate against out of plane deformation. The use of dummy dies is particularly common on chip packages that integrate high band-width memory (HBM) with field programmable gate arrays (FPGA). However, dummy dies undesirably increase the cost of the chip package. Additionally, die attach films often utilized
30 to attach the dummy dies to an underlying substrate typically have high coefficients of thermal expansion (CTE), which undesirably contributes to delamination and crack initiation.

Therefore, a need exists for an improved chip package assembly, and in particular, to a chip package assembly having a conformal lid.

SUMMARY

A chip package assembly and method for fabricating the same are provided which utilize a conformal lid to improve the chip package assembly from deformation. In one example, a chip package assembly is provided that includes a first and second integrated circuit (IC) dies, a packaging substrate, and a lid. Each IC die has a first surface and a second surface that faces away from the first surface. The packaging substrate has a first surface having a die receiving area surrounded by a ring shaped border. The die receiving area is defined by the laterally outermost extents of the IC dies mounted to the first surface of the packaging substrate. The lid has a first surface and a second surface that faces away from the first surface. The second surface of the lid has a first region and a second region. The first region is disposed over the first IC die, while the second region of the lid extends below the first surface of the first IC die and is spaced above the first surface of the packaging substrate. At least a portion of the second region of the lid is overlapped with the die receiving area.

Optionally, the second surface of the lid further may further include a mounting region circumscribing the first and second regions. The mounting region may be disposed farther from the first surface of the lid than the second region and the mounting region may be bonded to the first surface of the packaging substrate.

Optionally, the chip package assembly may further include a ring shaped stiffener having a first side bonded to the second surface of the packaging substrate and a second side coupled to the second surface of the lid.

Optionally, the chip package assembly may further include a thermal interface material conductively coupling the first region of the lid to the first surface of the first IC die.

Optionally, the chip package assembly may further include a thermal interface material conductively coupling the second region of the lid to the first surface of the packaging substrate within the die receiving area.

Optionally, the packaging substrate may be a package substrate adapted for coupling to a printed circuit board (PCB).

Optionally, the packaging substrate may be an interposer mounted to a package substrate.

Optionally, the second surface of the lid may further include a third region separated from the second region by the first region. The third region of the lid may extend below the first surface the first IC die and may be spaced above the first surface of the packaging substrate. At least a portion of the third region of the lid may be overlapped with the die receiving area.

Optionally, the second surface of the lid may further include a mounting region circumscribing the first, second and third regions. The mounting region may be disposed farther from the first surface of the lid than the second region and the mounting region may be connected to the first surface of the packaging substrate.

Optionally, the chip package assembly may further include a ring shaped stiffener connecting the second surface of the packaging substrate to the mounting region of the lid.

Optionally, the chip package assembly may further include a package substrate having first side and a second side. The package substrate may have the packaging substrate mounted to first side of the package substrate. The second side of the package substrate may be configured for coupling to a printed circuit board thereto and the lid may be coupled to the package substrate outward of the packaging substrate.

In another example, a chip package assembly is provided that includes a first integrated circuit (IC) die, a second IC die, a package substrate, an interposer and a lid. Each of the first and second IC dies has a first surface and a second surface that faces away from the first surface. The interposer has a first surface and a second surface. The second surface of the interposer is coupled to the package substrate. The first surface of the interposer has the first IC die and second IC die mounted thereto. The first surface of the interposer has a die receiving area surrounded by a ring shaped border, wherein the die receiving area is defined by the laterally outermost extents of the IC dies mounted to the first surface of the interposer. The lid has a first surface and a second surface that faces away from the first surface. The second surface of the lid has a first region, a second region and a mounting region. The first region is disposed over the first IC die. The second region of the lid extends below the first surface the first IC die and is spaced above the first surface of the packaging substrate. At least a portion of the second region of the lid is overlapped with the die receiving

area. The mounting region circumscribes the first and second regions, and is structurally connected to the first surface of the package substrate.

Optionally, the chip package assembly may further include a ring shaped stiffener structurally connecting the mounting region of the lid to the package
5 substrate.

Optionally, the chip package assembly may further include a thermal interface material conductively coupling the first region of the lid to the first surface of the first IC die.

Optionally, the chip package assembly may further include a thermal
10 interface material conductively coupling the second region of the lid to the first surface of the interposer within the die receiving area.

Optionally, the second surface of the lid may further include a third region separated from the second region by the first region. The third region of the lid may extend below the first surface the first IC die and may be spaced above the
15 first surface of the interposer. At least a portion of the third region of the lid may overlapped with the die receiving area.

In another example, a chip package assembly is provided that includes a plurality of integrated circuit (IC) dies, a package substrate, an interposer and a lid. Each of the IC dies has a first surface and a second surface that faces way
20 from the first surface. The interposer has a first surface and a second surface. The second surface of the interposer is coupled to the package substrate. The first surface of the interposer has at least a first IC die and a second IC die of the plurality of IC dies mounted thereon. The lid includes first surface and a second surface that faces away from the first surface. The second surface of the lid has
25 a first region, a second region, a third region and a mounting region. The first region is disposed vertically above at least the first IC die and separates the second region from the third region. The second and third regions of the lid extend below the first surface the first IC die and are spaced vertically above the first surface of the interposer. At least a portion of the second and third regions
30 of the lid laterally overlap the interposer. The mounting region circumscribes the first, second and third regions laterally outward of the interposer. The mounting region is structurally connected to the package substrate.

Optionally, the chip package assembly may further include a ring shaped stiffener structurally connecting the mounting region of the lid to the package substrate.

Optionally, the chip package assembly may further include a first thermal
5 interface material conductively coupling the first region of the lid to the first surface of the first IC die and a second thermal interface material conductively coupling the second region of the lid to the first surface of the interposer.

Optionally, the mounting region of the lid may be spaced further from the first surface of the lid than the first, second and third regions. The mounting
10 region may bound the interposer and may be bonded to the package substrate.

In another example, a method for fabricating a chip package assembly is provided that includes attaching a lid to a packaging substrate, wherein at least a first region of the lid is thermally connected directly to one or more IC dies by thermal interface material and at least a second region of the lid is thermally
15 connected directly to an interposer by thermal interface material.

BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the
20 invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

25 Figure 1 is a schematic top view of a chip package assembly having a conformal lid removed to reveal an exemplary geometric arrangement of integrated circuit (IC) dies.

Figure 2 is a schematic sectional view of the chip package assembly of Figure 1 taken along section line 2-2 and passing through the conformal lid.

30 Figure 3 is a schematic sectional view of the chip package assembly of Figure 1 taken along section line 3-3 and passing through the conformal lid.

Figure 4 is a schematic sectional view of another chip package assembly having a conformal lid.

Figure 5 is an operation diagram of one example of a method for forming a chip package assembly having a conformal lid.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

- 5 It is contemplated that elements of one embodiment may be beneficially incorporated in other embodiments.

DETAILED DESCRIPTION

A chip package assembly and method for fabricating the same are provided which utilize a conformal lid. The chip package assembly described herein includes at least one integrated circuit (IC) die and conformal lid disposed on a packaging substrate. The surface of the lid facing the packaging substrate is "conformal" to the topography of the dies across a die receiving area of the packaging substrate, thereby substantially eliminating the need and associated cost for dummy dies within the die receiving area to reduce susceptibility of the chip package assembly to out of plane deformation during the fabrication and use of the chip package assembly. Advantageously, the enhanced stiffness of the chip package assembly improves reliability and performance. Furthermore, the conformal lid enhances heat transfer across the entire the die receiving area of the packaging substrate, thereby reducing hot spots directly over IC dies which could induce warpage or provide insufficient temperature control of the IC dies.

Turning now to Figure 1, a schematic top view of an exemplary chip package assembly 100 having a conformal lid removed to reveal an exemplary geometric arrangement of integrated circuit (IC) dies is schematically illustrated. The conformal lid (250) is illustrated in Figures 2-3, and is described in detail below. Although two IC dies 114 and three IC dies 110 are shown in Figure 1, the total number of IC dies may range from two to as many as can be fit within the chip package assembly 100. Examples of IC dies 110, 114 that may be utilized in the chip package assembly 100 include, but are not limited to, programmable logic devices, such as field programmable gate arrays (FPGA), memory devices, such as high band-width memory (HBM), optical devices, processors or other IC logic structures. One or more of the IC dies 110, 114 may optionally include optical devices such as photo-detectors, lasers, optical

sources, and the like. In the example depicted in Figure 1, the IC dies 110 are field programmable gate arrays (FPGA) while the IC dies 114 are high bandwidth memory (HBM) dies. It is contemplated that the IC dies comprising the chip package assembly 100 may be the same or different types, including types other than HBM and FPGA dies.

In the top view of Figure 1, the IC dies 110, 114 are oriented in an arrangement that is asymmetrical about at least one direction or axis in the horizontal plane. For example, as all the IC dies 110 are positioned to the right of the IC dies 114, the arrangement of dies is asymmetrical about a vertical axis while being symmetrical about a horizontal axis, the vertical extending between the top and bottom of the illustration of Figure 1. In alternative embodiments, the arrangement of IC dies 110, 114 may be asymmetrical or symmetrical about both axes, or have another arrangement.

The chip package assembly 100 includes a packaging substrate 150 on which the IC dies 110, 114 are mounted. The packaging substrate 150 is generically utilized to mean either: (1) a package substrate 122 when the IC dies are directly coupled thereto without an intervening substrate (i.e., an interposer); or (2) an interposer 112 disposed on a first surface 102 of a package substrate 122 when the IC dies are directly coupled to the interposer 112. The interposer 112, when utilized, may include a substrate having through-substrate vias (TSV) supporting a metalization interconnect layer, or a substrate-less interposer having only a metalization interconnect layer without the use of TSVs. Although in the embodiment depicted in Figure 1 the packaging substrate 150 is depicted as the interposer 112, the associated description of the dies and lid interfacing with the interposer 112 is substantially identical for the dies and lid interfacing with the package substrate 122 when the packaging substrate 150 is solely the package substrate 122 without use of an intervening interposer.

Referring additionally to sectional view of Figure 2, the interposer 112 includes a first surface 106 and a second surface 290 connected by a sidewall such that the first and second surfaces 106, 290 face opposite directions. A first surface 220 of the IC dies 110, 114 faces away from the interposer 112, while a second surface 222 of the IC dies 110, 114 faces and is mounted to the first surface 106 of the interposer 112. The first surface 106 of the interposer 112 facing the second surface 222 of the IC dies 110, 114 has an IC die receiving

area 120 that is optionally circumscribed by a boundary area 126. The boundary area 126 may be ring shaped, such as a rectangular or square ring. The die receiving area 120 is defined by outermost edges (108_L, 108_R, 108_T, 108_B) the IC dies 110, 114 (when considered as a single group of dies) mounted to the first
5 surface 106 of the packaging substrate 150 extended to intersect at right angles, as illustrated by a dashed imaginary line 108. A portion of the dashed imaginary line 108 is hidden by the die edges 108_L, 108_R, 108_T, 108_B in the illustration of Figure 1 as they are linearly aligned.

The die receiving area 120 generally has regions covered by the IC dies
10 110, 114 and regions that are not covered by the IC dies 110, 114. The regions that are not covered by the IC dies 110, 114 are referred to as free regions 124. The free regions 124 may be large enough to mount a die thereto. In conventional chip package assemblies, at least a portion of the free regions would be utilized to mount dummy dies. The number of free regions 124 may
15 vary with specific packaging schemes, for example from 1 to many. In the example depicted in Figure 1, the first surface 106 of the interposer 112 includes multiple free regions 124 that are separated by at least one IC die, such as both IC dies 110.

Referring now primarily to Figures 2 and 3, interposer 112 includes
20 circuitry for electrically connecting the IC dies 110, 114 to circuitry of the package substrate 122. The circuitry of the interposer 112 may optionally include transistors and/or other circuit elements. Package bumps 214, also known as "C4 bumps," are utilized to provide an electrical connection between the circuitry of the interposer 112 and the circuitry of the package substrate 122. A second
25 surface 204 of the package substrate 122 may be mounted and connected to a first surface 206 of a printed circuit board (PCB) 202, utilizing solder balls 208, wire bonding or other suitable technique.

As discussed above, the IC dies 110, 114 are mounted to the first surface
106 of the interposer 112, or alternatively in implementations wherein an
30 interposer is not utilized, to the first surface 102 of the package substrate 122. In the example depicted in Figures 2-3, the IC dies 110, 114 are mounted to the first surface 106 of the interposer 112 by a plurality of micro-bumps 218. The micro-bumps 218 electrically connect the circuitry of each IC die 110, 114 to circuitry of the interposer 112. The circuitry of the interposer 112 connects the

micro-bumps 218 to selective package bumps 214, and hence, connects selective circuitry of each IC die 110, 114 to the package substrate 122, to enable communication of the IC dies 110, 114 with the PCB 202 after the chip package assembly 100 is mounted within an electronic device (not shown).

- 5 When the optional interposer 112 is not present, the micro-bumps 218 connects selective circuitry of each IC die 110, 114 to the package substrate 122 to enable communication of the IC dies 110, 114 with the PCB 202. An undermolding 212 may be utilized to fill the space not taken by the micro-bumps 218 between the IC dies 110, 114 and interposer 112. An undermolding 210 may be utilized to fill
10 the space not taken by the package bumps 214 between the package substrate 122 and interposer 112.

The conformal lid 250 is disposed over the IC dies 110, 114. In some implementations, the lid 250 may be fabricated from a plastic material or other suitable material. In other implementations particularly where it is desirable to
15 utilize the lid 250 to receive heat from the IC dies 110, 114, the lid 250 may be fabricated from a thermally conductive material, such as stainless steel, copper, nickel-plated copper or aluminum, among other suitable materials. In the region of the lid 250 directly over the IC dies 110, 114, the lid 250 may have a thickness of between about 0.5 mm and about 3.0 mm, although other thicknesses may be
20 utilized. A heat sink, not shown, may optionally be mounted to a first surface 252 of the lid 250.

The lid 250 may be structurally coupled to the package substrate 122 to increase the rigidity of the chip package assembly 100. For example, a second surface 248 of the lid 250 that faces away from the first surface 252 may be
25 coupled to the first surface 102 of the package substrate 122 by an adhesive (not shown), such as an epoxy. Optionally, a separate stiffener, shown in phantom by reference numeral 262, may be utilized to structurally couple the lid 250 to the package substrate 122. When used, the stiffener 262 may be made of ceramic, metal or other various inorganic materials, such as aluminum oxide
30 (Al_2O_3), aluminum nitride (AlN), silicon nitride (SiN), silicon (Si), copper (Cu), aluminum (Al), and stainless steel, among other materials. The stiffener 262 can also be made of organic materials such as copper-clad laminate.

The second surface 248 of the lid 250 includes at least three discreet regions. A first region 254 is generally configured to align over the IC dies 110,

114 mounted in the die receiving area 120 of the first surface 106 of the interposer 112. The lid 250 is generally thinnest at the first region 254. A second region 258 is disposed immediately adjacent the first region 254. The second region 258 is generally configured to align over at least a portion of the free
5 region 124 of the die receiving area 120. The surface of the second region 258 generally extends further away from the first surface 252 of the lid 250 than the first region 254. In one example, the second region 258 extends far enough from the first surface 252 of the lid 250 to overlap the IC dies 110, 114 when the lid 250 is mounted to the package substrate 122. Stated differently, the second
10 region 258 of the lid 250 extends below the first surface 220 the IC dies 110, 114. As such, the lid 250 is thicker at the second region 258 relative a thickness of the lid 250 at the first region 254. A mounting region 260 of the lid 250 is disposed outward of, and circumscribes the first and second regions 254, 258. The mounting region 260 is also generally outward of the interposer 112. The
15 mounting region 260 generally extends further away from the first surface 252 of the lid 250 than the second region 258 to enable the lid 250 to be mounted over the interposer 112 and structurally couple to the package substrate 122. As such, the lid 250 is thicker at the mounting region 260 relative a thickness of the lid 250 at the second region 258. In embodiments wherein a stiffener is utilized,
20 the mounting region 260 may be simply configured to effectively couple to the stiffener in a position laterally outward of the interposer 112.

The stepped second surface 248 of the lid 250 created by the regions 254, 258, 260 significantly increases the resistance of the lid 250 to out of plane deformation. Consequently, the chip package assembly 100 is also significantly
25 stiffer and resistant to warpage compared to conventional flat lids, making for more robust and dependable solder connections, along with enhancing performance and reliability of the IC dies 110, 114 comprising the chip package assembly 100.

A thermal interface material (TIM) 256 may be utilized to couple the first
30 region 254 of the lid 250 to the IC dies 110, 114. The TIM 256 may be selected to provide a thermally conductive path between the lid 250 to the IC dies 110, 114 so that heat generated by the IC dies 110, 114 may be efficiently dissipated through the lid 250. The TIM 256 may be a soft or compliant adhesive to allow compensation between mismatched heights of neighboring IC dies 114 within

the chip package assembly 100. In one example, the TIM 256 may be a thermal gel or thermal epoxy, such as for example, packaging component attach adhesives available from AI Technology, Inc., located in Princeton Junction, New Jersey.

5 Advantageously, the thicker second region 258 of the lid 250 also functions as a heat sink for the adjacent thinner first region 254 of the lid 250. Thus, heat transferring from the IC dies 110, 114 to the first region 254 of the lid 250 is effectively and rapidly spread outward into the thicker second region 258, thereby reducing the potential of unwanted hot spots on the lid 250, which further
10 enhances the performance and reliability of function the IC dies 110, 114 comprising the chip package assembly 100.

 Additionally, as the second region 258 of the lid 250 extends beyond the IC dies 110, 114 to a position closely spaced from the interposer 112, a thermal interface material (TIM) 264 may be utilized to couple the second region 258 of
15 the lid 250 to the free region 124 of the die receiving area 120 defined on the first surface 106 of the interposer 112. The TIM 264 may be selected to provide a thermally conductive path between the lid 250 to the interposer 112, so that heat generated by the IC dies 110, 114 and transferred to the adjoining regions of the interposer 112 may be advantageously dissipated through the lid 250. The TIM
20 264 may be the same or substantially equivalent material to the TIM 256 described above.

 Figure 4 is a schematic sectional view of another chip package assembly 400 having a conformal lid 450. The chip package assembly 400 is substantially identical to the chip package assembly 100 described above except wherein the
25 middle IC die 110 is removed so that the first surface 106 of the interposer 112 includes at least one free region 124 that separates at least two IC dies, such as the IC dies 110. The first surface 106 of the interposer 112 may also include multiple free regions 124. For example portions of the lid 450 may be configured similar to the lid 250 as shown in Figure 2, wherein the first surface 106 of the
30 interposer 112 includes free regions 124 separated by at least one IC die.

 In the configuration illustrated in Figure 4, the lid 450 includes multiple second regions 258 that at least partially align with the free region 124 of the die receiving area 120. The lid 450 may including one first region 254 disposed between at least two second regions 258. The first and second regions 254, 258

are utilized to stiffen the lid and enhance heat transfer using TIMs 256, 264 as described above.

Figure 5 is an operation diagram of one example of a method 500 for forming a chip package assembly 100 having conformal lid. The method 500 begins at operation 502 by connecting a plurality of IC dies to a packaging substrate 150, such as the package substrate 122 or the interposer 112 described above. In embodiments wherein an interposer 112 is utilized, the interposer 112 is coupled to the package substrate 122 using conventional or other suitable techniques.

At operation 504, a thermal interface material (TIM) 256 is applied to either the first surface of the IC dies 110, 114 or the region(s) 254 of the lid that will be disposed directly above the IC dies 110, 114 once the lid is mounted to the chip package assembly 100.

At operation 506, TIM 264 is applied to either the free region 124 of die receiving area 120 of the packaging substrate not having an IC die mounted thereto or the region(s) of the lid that will be disposed directly above the free region 124 of the packaging substrate once the lid is mounted to the chip package assembly.

At operation 508, a lid 250, such as the lid 250, 450 among others, is structurally connected to the chip package assembly such that the TIM 256 provides a direct conductive path between the IC dies 110, 114 and the lid. Once the lid is mounted, the TIM 264 also provides a direct conductive path between the free region 124 of the packaging substrate and the lid. In one example, the lid is structurally connected to the package substrate using an epoxy or other suitable adhesive.

Thus, a chip package assembly and method for fabricating the same have been provided which utilize a conformal lid to improve the resistance of a package substrate to out of plane deformation. The conformal lid substantially eliminates the need for dummy dies to fill surface area within a die receiving area of the surface of the packaging substrate to which the dies are mounted. Compared with chip package assemblies utilizing dummy dies, the chip package assemblies described herein utilizing a conformal lid are less expensive to produce due to reduced raw material requirements and vastly simplified manufacturing techniques. Accordingly, the implementations described above

advantageously provide enhanced warpage control while maintaining lower package profile and lower unit costs, among other benefits.

While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without
5 departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

CLAIMS

What is claimed is:

1. A chip package assembly comprising:
 - 5 a first integrated circuit (IC) die;
 - a second IC die, each of the first and second IC die has a first surface and a second surface that faces away from the first surface;
 - a packaging substrate having a first surface and a second surface, the first surface of the packaging substrate facing the second surface of the IC dies
 - 10 and having a die receiving area surrounded by a ring shaped boundary area, the die receiving area defined by the laterally outermost extents of the IC dies mounted to the first surface of the packaging substrate; and
 - a lid having a first surface and a second surface facing away from the first surface, the second surface of the lid having a first region and a second region,
 - 15 the first region disposed over the first IC die, the second region of the lid extending below the first surface the first IC die and spaced above the first surface of the packaging substrate, wherein at least a portion of the second region of the lid is overlapped with the die receiving area.
- 20 2. The chip package assembly of claim 1, wherein the second surface of the lid further comprises:
 - a mounting region circumscribing the first and second regions, the mounting region disposed farther from the first surface of the lid than the second region, the mounting region bonded to the first surface of the packaging
 - 25 substrate.
3. The chip package assembly of claim 1 further comprising:
 - a ring shaped stiffener having a first side bonded to the second surface of the packaging substrate and a second side coupled the second surface of the
 - 30 lid.
4. The chip package assembly of claim 1 further comprising:
 - a first thermal interface material conductively coupling the first region of the lid to the first surface of the first IC die; and

a second thermal interface material conductively coupling the second region of the lid to the first surface of the packaging substrate within the die receiving area.

5 5. The chip package assembly of claim 1, wherein the packaging substrate is a package substrate adapted for coupling to a printed circuit board (PCB) or an interposer mounted to the package substrate.

6. The chip package assembly of claim 1, wherein the second surface of the
10 lid further comprises:

a third region separated from the second region by the first region, the third region of the lid extending below the first surface the first IC die and spaced above the first surface of the packaging substrate, wherein at least a portion of the third region of the lid is overlapped with the die receiving area.

15

7. The chip package assembly of claim 6, wherein the second surface of the lid further comprises:

a mounting region circumscribing the first, second and third regions, the mounting region disposed farther from the first surface of the lid than the second
20 region, the mounting region connected to the first surface of the packaging substrate.

8. The chip package assembly of claim 6 further comprising:

a package substrate having first side and a second side, the package
25 substrate having the packaging substrate mounted to first side of the package substrate, the second side of the package substrate configured for coupling to a printed circuit board thereto, the lid coupled to the package substrate outward of the packaging substrate.

30 9. A chip package assembly comprising:

a first integrated circuit (IC) die;

a second IC die, each of the first and second IC dies having a first surface and a second surface that faces away from the first surface;

a package substrate;

an interposer having a first surface and a second surface, the second surface of the interposer coupled to the package substrate, the first surface of the interposer having the first IC die and second IC die mounted thereto, the first surface of the interposer having a die receiving area surrounded by a ring shaped border, the die receiving area defined by the laterally outermost extents of the IC dies mounted to the first surface of the interposer; and

a lid having a first surface and a second surface facing away from the first surface, the second surface of the lid having a first region, a second region and a mounting region, the first region disposed over the first IC die, the second region of the lid extending below the first surface the first IC die and spaced above the first surface of the interposer, at least a portion of the second region of the lid overlapped with the die receiving area, the mounting region circumscribing the first and second regions and structurally connected to the first surface of the package substrate.

15

10. The chip package assembly of claim 9 further comprising:
a ring shaped stiffener structurally connecting the mounting region of the lid to the package substrate.

20 11. The chip package assembly of claim 9 further comprising:
a first thermal interface material conductively coupling the first region of the lid to the first surface of the first IC die; and
a second thermal interface material conductively coupling the second region of the lid to the first surface of the interposer within the die receiving area.

25

12. The chip package assembly of claim 9, wherein the second surface of the lid further comprises:

a third region separated from the second region by the first region, the third region of the lid extending below the first surface the first IC die and spaced above the first surface of the interposer, wherein at least a portion of the third region of the lid is overlapped with the die receiving area.

30

13. A chip package assembly comprising:

a plurality of integrated circuit (IC) dies each having a first surface and a second surface that faces away from the first surface;

a package substrate;

an interposer having a first surface and a second surface, the second
5 surface of the interposer coupled to the package substrate, the first surface of the interposer having at least a first IC die and a second IC die of the plurality of IC dies mounted thereon; and

a lid comprising:

a first surface; and

10 a second surface facing away from the first surface, the second surface of the lid having a first region, a second region, a third region and a mounting region, the first region disposed vertically above at least the first IC die and separating the second region from the third region, the second and third regions of the lid extending below the first surface the
15 first IC die and spaced vertically above the first surface of the interposer, at least a portion of the second and third regions of the lid laterally overlapped with the interposer, the mounting region circumscribing first, second and third regions laterally outward of the interposer, the mounting region structurally connected to the package substrate.

20

14. The chip package assembly of claim 13 further comprising:

a first thermal interface material conductively coupling the first region of the lid to the first surface of the first IC die; and

25 a second thermal interface material conductively coupling the second region of the lid to the first surface of the interposer.

15. The chip package assembly of claim 13, wherein the mounting region of the lid is spaced further from the first surface of the lid than the first, second and third regions, the mounting region bounding the interposer and bonded to the
30 package substrate.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2017/037784

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L23/04 H01L23/00
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/050398 A1 (COICO PATRICK ANTHONY [US] ET AL) 2 May 2002 (2002-05-02) paragraphs [0055] - [0062]; figures 4,5 -----	1-15
X	US 6 065 530 A (AUSTIN THOMAS A [US] ET AL) 23 May 2000 (2000-05-23) column 4, line 58 - column 5, line 43 -----	1-15
A	JP S60 20538 A (HITACHI LTD) 1 February 1985 (1985-02-01) abstract; figure 1 -----	4,11,14
A	US 8 598 698 B1 (LIM KEN BENG [MY]) 3 December 2013 (2013-12-03) column 3, lines 25-58; figure 1 -----	3,10
	-/--	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

5 September 2017

Date of mailing of the international search report

12/09/2017

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Edmeades, Michael

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2017/037784

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2014/091461 A1 (SHEN YUCI [US]) 3 April 2014 (2014-04-03) paragraphs [0032] - [0033]; figures 7A-G -----	1-15
A	US 2013/119527 A1 (LUO SHIJIAN [US] ET AL) 16 May 2013 (2013-05-16) figure 1 -----	1,2,4-9, 11-15

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2017/037784

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2002050398 A1	02-05-2002	US 2002050398 A1	02-05-2002
		US 2004141296 A1	22-07-2004
US 6065530 A	23-05-2000	NONE	
JP S6020538 A	01-02-1985	NONE	
US 8598698 B1	03-12-2013	NONE	
US 2014091461 A1	03-04-2014	CN 103715150 A	09-04-2014
		US 2014091461 A1	03-04-2014
US 2013119527 A1	16-05-2013	CN 103975428 A	06-08-2014
		CN 103988296 A	13-08-2014
		EP 2780939 A2	24-09-2014
		EP 2780940 A2	24-09-2014
		JP 5897729 B2	30-03-2016
		JP 6122863 B2	26-04-2017
		JP 2014533439 A	11-12-2014
		JP 2014533440 A	11-12-2014
		JP 2016139814 A	04-08-2016
		KR 20140088183 A	09-07-2014
		KR 20140098783 A	08-08-2014
		TW 201327740 A	01-07-2013
		TW 201330218 A	16-07-2013
		US 2013119527 A1	16-05-2013
		US 2013119528 A1	16-05-2013
		US 2015348956 A1	03-12-2015
		WO 2013074454 A2	23-05-2013
		WO 2013074484 A2	23-05-2013