



(51) International Patent Classification:

G06F 3/00 (2006.01)

G06F 13/42 (2006.01)

US

16/404,494 (CON)

Filed on

06 May 2019 (06.05.2019)

(21) International Application Number:

PCT/US2019/047877

(71) Applicant: **TEXAS INSTRUMENTS INCORPORATED** [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(22) International Filing Date:

23 August 2019 (23.08.2019)

(71) Applicant (for JP only): **TEXAS INSTRUMENTS JAPAN LIMITED** [JP/JP]; 24-1 Nishi-shinjuku 6-chome, Shinjuku-ku, 160-8366 (JP).

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/724,888

30 August 2018 (30.08.2018)

US

16/404,494

06 May 2019 (06.05.2019)

US

(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:

(72) Inventors: **MAUNG, Win, Naing**; 3112 Monette Lane, Plano, TX 75025 (US). **WENTE, Douglas, Edward**; 509 Teagarden Court, Murphy, TX 75094 (US). **ERDOGAN, Mustafa, Ulvi**; 1840 Childress Lane, Allen, TX 75013 (US). **HUANG, Huanzhang**; 2533 Scenic Drive, Plano, TX 75025 (US). **GOYAL, Saurabh**; Flat No. 220, Vars Notting Hill, 1st Main, TC Palya Main Road, Rammurthy Nagar, Karnataka, Bangalore 560016 (IN). **SHARMA, Bhu-**

(54) Title: EMBEDDED UNIVERSAL SERIAL BUS 2 REPEATER




FIG. 2

(57) Abstract: This description provides a circuit (200) including a squelch detector (225) having a first input coupled to a first node (260) and configured to receive a positive component of a differential signal with a floating center tap, a second input coupled to a second node (262) and configured to receive a negative component of the differential signal, and an output coupled to a logic circuit (230), a first resistor (235) coupled between the first node and a third node (268), a second resistor (240) coupled between the third node and the second node, a third resistor (245) coupled between the first node and a fourth node (270), a fourth resistor (250) coupled between the fourth node and the second node, a capacitor (255) coupled between the fourth node and a ground terminal (272), a comparator (220) having a first input coupled to the third node, a second input coupled to a fifth node (274), and an output coupled to the logic circuit.



pendra; D-305, Rohan Vasantha Apartments, Marathahalli, Bangalore 560037 (IN).

(74) **Agent: GRAHAM, Brian, D.** et al.; Texas Instruments Incorporated, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Published:

- *with international search report (Art. 21(3))*

EMBEDDED UNIVERSAL SERIAL BUS 2 REPEATER

SUMMARY

[0001] This description provides a circuit. In some examples, the circuit includes a first amplifier, a second amplifier, a third amplifier, a squelch detector, a first resistor, a second resistor, a comparator, and a logic circuit. The first amplifier has a first input coupled to a first node, a second input coupled to a second node, a first output, and a second output. The second amplifier has a first input coupled to the first output of the first amplifier, a second input coupled to the second output of the first amplifier, a first output, and a second output. The third amplifier has a first input coupled to the first output of the second amplifier, a second input coupled to the second output of the second amplifier, a control input, a first output coupled to a third node, and a second output coupled to a fourth node. The squelch detector has a first input coupled to the first node, a second input coupled to the second node, and an output. The first resistor is coupled between the first node and a fifth node. The second resistor is coupled between the fifth node and the second node. The comparator has a first input coupled to the fifth node, a second input coupled to a sixth node, and an output. The logic circuit has a first input coupled to the output of the squelch detector, a second input coupled to the output of the comparator, and an output coupled to the control input of the third amplifier.

[0002] Other aspects of this description provide a circuit. In some examples, the circuit includes a squelch detector, a first resistor, a second resistor, a third resistor, a fourth resistor, a first capacitor, a comparator, and a logic circuit. The squelch detector has a first input coupled to a first node, a second input coupled to a second node, and an output, wherein the first node is configured to receive a positive component of a differential input signal with a floating center tap, and wherein the second node is configured to receive a negative component of the differential input signal with the floating center tap. The first resistor is coupled between the first node and a third node. The second resistor is coupled between the third node and the second node. The third resistor is coupled between the first node and a fourth node. The fourth resistor is coupled between the fourth node and the second node. The first capacitor is coupled between the fourth node and a ground terminal. The comparator has a first input coupled to the third node, a second input coupled to a

fifth node, and an output. The logic circuit has a first input coupled to the output of the squelch detector, a second input coupled to the output of the logic circuit, and an output.

[0003] Other aspects of this description provide a method. In some examples, the method includes receiving, at a circuit, data via an idle differential signal line, performing a squelch detection on the differential signal line, determining a value of a common mode voltage (V_{cm}) with reference to a reference voltage (V_{REF}) by performing a comparison, and verifying a result of the squelch detection with a result of the comparison.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] For a detailed description of various examples, reference will now be made to the accompanying drawings in which:

[0005] FIG. 1 shows a block diagram of an illustrative system in various examples;

[0006] FIG. 2 shows a schematic diagram of an illustrative circuit in various examples;

[0007] FIG. 3 shows a diagram of illustrative signal waveforms in various examples; and

[0008] FIG. 4 shows a flowchart of an illustrative method in various examples.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0009] Universal Serial Bus (USB) is a standard establishing specifications for interconnect cabling, connectors, and communication protocols. As referred to herein, USB refers to any version of the USB specification, including any amendments or supplements, certified by the USB Implementers Forum (USB IF) or any suitable body who replaces and/or aids the USB IF in its role overseeing the USB specification, whether now existing or later developed. In at least one example, USB, as referred to herein, encompasses any one or more of the USB 1.0 specification, USB 2.0 specification, USB 3.0 specification, USB 4.0 specification, or any derivatives thereof, such as amended or “.x” variations of the above specifications. Also, as referred to herein, legacy USB refers to USB 2.x and/or USB 1.x. Embedded USB (eUSB), in some examples, refers to eUSB2. While reference is made herein to eUSB2, in various examples the teachings of the description are further applicable to other versions of eUSB2 that are extensions of, alternatives to, derivatives of, or otherwise share at least some commonalities with, or similarities to, eUSB2. Accordingly, while eUSB2 is referred to herein in an exemplary manner, the description is, in some examples, not limited to implementation in an eUSB2 environment, in an eUSB2 environment, or in a USB environment.

[0010] At its inception, USB was primarily intended for implementation in specifying standards

for connection and communication between personal computers and peripheral devices. However, as adoption of the USB standard has expanded and implementation in computing devices of support for the USB standard has gained in popularity, efforts have been made to extend and expand the applicability of USB. For example, while initially establishing specifications for communications between personal computers and peripheral devices, USB has expanded to communication between peripheral devices, between personal computers, and other use cases. As a result of such widespread implementation and use of USB, efforts are being further made to utilize USB as a communication protocol among individual subsystems or circuits (e.g., such as a system-on-a-chip (SoC)). Such implementations are sometimes referred to as eUSB2. New challenges arise in implementing eUSB2. For example, at a circuit level, computing devices often operate at voltage levels that vary from those of legacy USB, creating an impediment between direct communication between eUSB2 and legacy USB systems. To mitigate this impediment, an eUSB2 repeater operates as a bridge or non-linear redriver between eUSB2 and legacy USB systems, or vice versa, to translate between legacy USB signaling voltage levels that are customarily about 3.3 volts (V) and eUSB2 signaling voltages levels that are circuit-level (e.g., silicon appropriate voltages) such as about 1.0 V, 1.2 V, or any other suitable value less than 3.3 V. In some examples, the signaling voltage levels are determined according to values of a supply voltage for a respective system. For example, a legacy USB system is powered by a 3.3 V, or any other suitable value, supply voltage and an eUSB2 system is powered by 1.0 V or 1.2 V, or any other suitable value, voltage supply.

[0011] When eUSB2 differential signal lines are idle, in some examples, single-ended signaling is permitted over one or both of the differential signal lines (e.g., such that instead of one differential signal being sent over the differential signal lines, two single-ended signals are sent over the differential signal lines). Also, in some examples, a single-ended signaling is used to enter, or exit, from various modes of differential signaling. For example, some eUSB2 systems include a low-speed operation mode and a high-speed operation mode. When the eUSB2 system is operating in the high-speed operation mode, in some examples, a single-ended logical high signal (e.g., a signal having a value of about 1 V) is transmitted on each of the differential signal lines to indicate an exit from the high-speed operation mode. Under ideal conditions, the single-ended logical high signal is transmitted substantially simultaneously on each of the differential signal lines to prevent the single-ended signals from appearing as differential input. However, in actual

application environments, skew often exists between the single-ended logical high signals such that, for at least some period of time, the single-ended logical high signal is asserted and present on one of the differential signal lines but a single-ended logical high signal is not asserted and present on another of the differential signal lines. The skew is caused, in various examples, from non-ideal operation of a transmitter transmitting the single-ended logical high signal over the differential signal lines, delay introduced by various couplings associated with the differential signal lines, propagation delay of the differential signal lines, etc. For a period of time between the single-ended logical high signal being present on one of the differential signal lines and the single-ended logical high signal becoming present on the other of the differential signal lines, in some examples, the differential signal lines appear to a device, such as an eUSB2 repeater, to be the beginning of data communication (e.g., such as the beginning of a high-speed packet or a start of packet (SOP) indicator), which is contrary to the intended operation of exiting the high-speed mode of operation. Accordingly, in some examples, the skew between the single-ended logical high signals on the differential signal lines causes erroneous detections and/or operations of a device receiving the single-ended logical high signals. The erroneous detections (such as erroneous detection of the skewed single-ended logical high signals as a differential signal), in some examples, cause the erroneous operations (such as an output corresponding to the received inputs being undefined and an unknown signal, potentially affecting a down-stream device that receives the output).

[0012] In some eUSB2 repeater implementations, a clock data recovery (CDR) circuit or a phase locked loop (PLL) determines clock timing information of a signal received by the eUSB2 repeater and, based on that clock timing information, the eUSB2 repeater reconstructs a received signal for subsequent transmission. Knowledge of this clock information, in some examples, enables compensation for skew in signals, thereby preventing, or at least partially mitigating, the erroneous detections and/or operations of a device, as described above. However, both a CDR circuit and a PLL are comparatively large components of an eUSB2 repeater in terms of footprint (e.g., physical surface area of a component die) with respect to a remainder of the eUSB2 repeater, increasing both cost to manufacture the eUSB2 repeater and power consumed by the eUSB2 repeater. In at least some aspects, goals of implementation of eUSB2 include providing communication according to the USB specifications in smaller, lower-power environments than legacy USB, which runs contrary to the size and power requirements of both the CDR circuit and the PLL. Accordingly, in at least some eUSB2 repeater implementations it is desirable to accurately detect receipt of skewed

single-ended logical high signals as opposed to a differential input signal (e.g., such as a high-speed SOP indicator) to provide for accurate operation of the eUSB2 repeater.

[0013] Some aspects of the description provide a circuit. The circuit is, in some examples, suitable for use in interfacing between eUSB2 and USB interfaces. Particularly, in some examples the circuit is an eUSB2 to USB repeater. In other examples, the circuit is a USB to eUSB2 repeater. For example, the circuit provides level-shifting from eUSB2 voltage levels to USB voltage levels and/or from USB voltage levels to eUSB2 voltage levels. As such, in some examples the circuit is viewed as a buffer and/or a level-shifter. In some examples, the circuit further provides support for one or more elements of USB communication, such as accurate detection of both a high-speed SOP indicator and a pair of skewed single-ended logical high signals. For example, the circuit detects a difference in voltages present on differential signal lines via a squelch detector (e.g., determining whether a differential exceeding a threshold amount exists between a value of a signal present on one of the differential signal lines and a value of a signal present on another of the differential signal lines). In some examples, when the squelch detector detects that the differential signal lines are unsquelched (the differential between the value of the signal present on one of the differential signal lines and the value of the signal present on another of the differential signal lines exceeds the threshold), the differential signal lines are active and data is being received and the squelch detector outputs a logical low signal. When the differential signal lines are squelched (the differential between the value of the signal present on one of the differential signal lines and the value of the signal present on another of the differential signal lines does not exceed the threshold), the differential signal lines are idle and the squelch detector outputs a logical high signal. Thus, to the squelch detector, when skewed single-ended logical high signals are received, a period of time between receipt of a rising edge transition of a first of the single-ended logical high signals and a receipt of a rising edge transition of a second of the single-ended logical high signals appears as active differential signal lines receiving differential data.

[0014] To prevent inaccurate operation due to an output of the squelch detector seemingly indicating the existence of differential input data, the circuit verifies and/or validates the output of the squelch detector based on a common mode voltage (V_{cm}) of the differential signal lines. For example, when V_{cm} exceeds a threshold, a comparator of the circuit outputs a logical high signal. When V_{cm} does not exceed the threshold, the comparator outputs a logical low signal. The threshold is, in some examples, determined according to a highest V_{cm} that is not intended to be

detected as a single-ended logical high signal and a lowest output low voltage of an upstream device transmitting on the differential signal lines. When the squelch detector outputs a logical low signal and the comparator outputs a logical low signal, the circuit determines, such as through one or more logic components, that a differential input signal (such as a high-speed SOP indicator) is being received. When the squelch detector outputs a logical low signal and the comparator outputs a logical high signal, the circuit determines that the output of the squelch detector is an erroneous indication of differential data input and instead single-ended logical high signals are being received via the differential signal lines. When the squelch detector outputs a logical high and the comparator outputs a logical low signal, the circuit determines that data is not being received by the circuit. When the squelch detector outputs a logical high and the comparator outputs a logical high signal, the circuit determines that single-ended logical high signals are being received via the differential signal lines. In some examples, the common mode comparator also facilitates detection of an absence of a high speed differential input signal when receiving single ended one which, in some examples, renders a squelch detector ineffective and prone to erroneous detection resulting from V_{cm} of the input signal exceeding a valid common mode range for the squelch detector.

[0015] Turning now to FIG. 1, a block diagram of an illustrative system 100 is shown. In some examples, the system 100 is illustrative of a computing device, or elements of a computing device. For example, the system 100 includes a processor 105, an eUSB2 device 110, an eUSB2 repeater 115, and a USB device 120. The USB device 120 is a legacy USB device, as described elsewhere herein. In some examples, one or both of the eUSB2 device 110 or the USB device 120 is implemented external to the system 100 and configured to couple to the system 100 through an appropriate interface (e.g., such as a port and receptacle suitable for performing communication according to eUSB2 or USB protocol, respectively). The processor 105 is, in some examples, a SoC. The eUSB2 device 110 is any device operating in both ingress and egress communication directions according to signal voltage level specifications for eUSB2. The USB device 120 is any device operating in both ingress and egress communication directions according to signal voltage level specifications for legacy USB. For example, in at least some implementations the USB device 120 is a peripheral such as a user input device, (e.g., a sensor, a scanner, an imaging device, a microphone, etc.), an output device (e.g., a printer, speakers, etc.), a storage device, or any other peripheral, component, or device suitable for communicating with the processor 105.

[0016] The eUSB2 repeater 115 communicatively couples the processor 105 to the USB device 120 and vice versa, converting signals appropriate for the processor 105 to signals appropriate for the USB device 120 and vice versa. For example, in some implementations signaling in the processor 105 is performed in a range of about 0.8 V to about 1.4 V. Similarly, in some implementations, signaling in the USB device 120 is performed at about 3.3 V or about 5 V. In some examples, the eUSB2 repeater 115 operates as a bit-level repeater, receiving signals from one of the processor 105 or USB device 120 and converting the signals for use by the other of the processor 105 or USB device 120 (e.g., by shifting a voltage level of the signals upward or downward based on a direction of the communications). In some examples, a data packet communicated in the system 100 begins with an SOP indicator.

[0017] In some examples, differential eUSB2 input signal communication lines of the eUSB2 repeater 115 transition from an idle state to an active state when the eUSB2 repeater 115 receives the SOP indicator via the differential eUSB2 input signal lines. In other examples, while the differential eUSB2 input signal lines remain in the idle state single-ended communication is permitted on each individual line of the differential eUSB2 input signal lines. In some examples, data communicated via the single-ended communication is used to control operation of the eUSB2 repeater 115. For example, while the eUSB2 repeater 115 is operating in a high-speed mode of operation, receipt of single-ended logical high signals via each individual line of the differential eUSB2 input signal lines indicates and/or commands an exit from the high-speed mode of operation to a low-speed mode of operation. In some examples, the single-ended logical high signals are skewed, as described above, and the skewed single-ended logical high signals appears to the eUSB2 repeater 115 as similar to a beginning of high-speed data communication. This, in some examples, causes the eUSB2 repeater 115 to not interpret the single-ended logical high signals as an instruction to exit the high-speed mode of operation and therefore causing the eUSB2 repeater 115 to remain in the high-speed mode of operation and, in some examples, erroneously activating a receiver and/or transmitter of the eUSB2 repeater 115, propagating erroneous data and/or a glitch to the USB device 120.

[0018] Accordingly, in some examples the eUSB2 repeater 115 includes a comparator 125 that is configured to determine whether signals present on the differential eUSB2 input signal lines are components of a differential signal or are single-ended communications. In some examples, the determination is made according to V_{cm} of the signals present on the differential eUSB2 input

signal lines. In some examples, the comparator 125 does not itself determine whether the signals present on the differential eUSB2 input signal lines are components of a differential signal or are single-ended communications. Instead, the comparator 125 provides an output signal to another component of the eUSB2 repeater 115, such as a logic circuit (not shown), that determines whether the signals present on the differential eUSB2 input signal lines are components of a differential signal or are single-ended communications based on any one or more signals including at least the output of the comparator 125.

[0019] Turning now to FIG. 2, a schematic diagram of an illustrative circuit 200 is shown. In some examples, the circuit 200 is suitable for implementation as the eUSB2 repeater 115 of the system 100 of FIG. 1. The circuit 200, in some examples, is representative of an eUSB2 repeater having functionality to receive data from an eUSB2 system and provide data to a legacy USB system. The circuit 200, in some examples, includes an amplifier 205, an amplifier 210, an amplifier 215, a comparator 220, a squelch detector 225, a logic circuit 230, a resistor 235, a resistor 240, a resistor 245, a resistor 250, and a capacitor 255. In some examples, the amplifier 205 is considered a receiver (RX) of the circuit 200, the amplifier 210 is considered a pre-amplifier (Pre-Amp) of the circuit 200, and the amplifier 215 is considered a transmitter (TX) of the circuit 200. In some examples, the amplifier 210 is omitted from the circuit 200. In some examples, the circuit 200 expressly does not include a CDR circuit or a PLL.

[0020] In an example architecture of the circuit 200, the amplifier 205 has a positive differential input coupled to a node 260 and a negative differential input coupled to a node 262. The amplifier 210 has a positive differential input coupled to a negative differential output of the amplifier 205 and a negative differential input coupled to negative differential output of the amplifier 205. The amplifier 215 has a positive differential input coupled to a positive differential output of the amplifier 210, a negative differential input coupled to a negative differential output of the amplifier 210, a positive differential output coupled to a node 264, and a negative differential output coupled to a node 266. The comparator 220 has a first input coupled to a node 268 and a second input coupled to a node 274. The squelch detector 225 has a first input coupled to the node 260 and a second input coupled to the node 262. An output of the comparator 220 and an output of the squelch detector 225 are each coupled to respective inputs of the logic circuit 230. An output of the logic circuit 230 is coupled to a control terminal of the amplifier 215. The resistor 235 is coupled between the node 260 and the node 268 and the resistor 240 is coupled between the node

268 and the node 262. The resistor 245 is coupled between the node 260 and the node 270 and the resistor 250 is coupled between the node 270 and the node 262. The capacitor 255 is coupled between the node 270 and a ground terminal 272.

[0021] In an example of operation of the circuit 200, a differential input signal is received at the node 260 and the node 262. For example, a positive component of the differential input signal (eD^+) is received at the node 260 and a negative component of the differential input signal (eD^-) is received at the node 262. In this regard, in some examples the node 260 and the node 262 collectively comprise differential eUSB2 input ports and/or differential eUSB2 input signal lines of the circuit 200. The amplifier 205 amplifies the differential input signal and the amplifier 210 amplifies a result of that amplification, and the amplifier 215 in turn amplifies a result of that second amplification to provide a differential output signal at the node 264 and the node 266, respectively. A positive component of the differential output signal (D^+) is output at the node 264 and a negative component of the differential output signal (D^-) is output at the node 266. In this regard, in some examples the node 264 and the node 266 collectively comprise differential USB output ports and/or differential USB output signal lines of the circuit 200. In some examples, the amplifier 215 is powered by a different power source and/or receives a different supply voltage than the amplifier 205, for example, such that the circuit 200 uses a dual-supply to provide level-shifting functionality between the differential eUSB2 input ports and the differential USB output ports. Also, in some examples the amplifier 215 is subject to control of the logic circuit 230. For example, the logic circuit 230 controls when the amplifier 215 is active, amplifying signals provided by the amplifier 210 to provide the differential output signal at the node 264 and the node 266, respectively, or when the amplifier 215 is turned off and is not amplifying signals provided by the amplifier 210 to provide the differential output signal at the node 264 and the node 266, respectively.

[0022] Each of the resistor 235, resistor 240, resistor 245, and resistor 250 have approximately a same resistance value such that they are balanced and a voltage present at the node 268 is approximately equal to V_{cm} of eD^+ and eD^- . Also, a center tap of eUSB2 differential signaling lines is floating, meaning the center tap is not referenced to a ground potential. Accordingly, a voltage present at the node 270 is approximately equal to V_{cm_ref} based on V_{cm} and a voltage (V_c) of the capacitor 255. In some examples, the capacitor 255 has a capacitance of about 50 picofarads (pF) to create the floating center tap between eD^+ and eD^- .

[0023] The comparator 220 is configured to compare V_{cm} of eD^+ and eD^- to a reference voltage (VREF) received at the node 274. In some examples, VREF has a value determined according to a value for representing a logical high signal in single-ended signaling via the differential eUSB2 input signal lines and a value of V_{cm} for high-speed differential signaling via the differential eUSB2 input signal lines. For example, VREF is greater than the value of V_{cm} for high-speed differential signaling via the differential eUSB2 input signal lines and is less than the value for representing a logical high signal in single-ended signaling via the differential eUSB2 input signal lines. In some examples, VREF has a value of about 700 millivolts (mV). In other examples, VREF has a value of about 500 mV, about 400 mV, or any other suitable voltage greater than V_{cm} of the high-speed differential signals. When V_{cm} is greater than VREF, the comparator 220 outputs a signal having a logical high value. When V_{cm} is less than VREF, the comparator 220 outputs a signal having a logical low value.

[0024] The squelch detector 225, in some examples, outputs a logic high value signal when a differential between eD^+ and eD^- exceeds a threshold (e.g., a squelch threshold) and outputs a logical low value signal when the differential between eD^+ and eD^- is less than the threshold. Accordingly, in some examples an output of the squelch detector 225 indicates whether differential data is being received by the circuit 200.

[0025] In some examples, the squelch detector 225 outputs a false positive, for example, erroneously indicating that differential data is being received by the circuit 200. For example, when the differential eUSB2 input signal lines are idle, eUSB2 specification permits single-ended communication via an ingress communication line that carries eD^+ and single-ended communication via an ingress communication line that carries eD^- . In some examples, this single-ended communication signals to the circuit 200 a mode of operation to enter or exit. For example, when the circuit 200 is operating in a high-speed mode of operation and single-ended signals representing logical high values are received at both the node 260 and the node 262, the circuit 200 is controlled to exit the high-speed mode of operation and return to the low-speed mode of operation. However, because of propagation delay, transmitter non-idealities, noise, interference, and/or any other various sources of signal delay, in various examples the logical high values of the single-ended signals do not reach the node 260 and the node 262 at the same time. In some examples, this results in the single-ended signals at the node 260 and the node 262 being skewed. The skewed single-ended signals appear to the squelch detector 225 as differential data. For

example, rather than a transition to a logical high value occurring at the node 260 and at the node 262 simultaneously, in some examples there is a delay at one of the node 260 or the node 262 that creates the skew. For the period of time of that delay, the squelch detector 225 outputs a logical high signal indicating that differential input data is being received, resulting from the differential voltage present between the node 260 and the node 262 exceeding the squelch threshold. However, when the single-ended signals are being received at the node 260 and the node 262, the differential eUSB2 input signal lines are still considered to be idle because differential data is not being received. Therefore, the output of the squelch detector 225, for the period of time of the delay between the transition to a logical high value occurring at the node 260 and at the node 262, erroneously indicates that differential data is being received. The logic circuit 230, however, does not have knowledge of the erroneous nature of the indication received from the squelch detector 225 from the signal received from the squelch detector 225 itself.

[0026] Instead, the logic circuit 230 also receives the output of the comparator 220. The output of the comparator 220, in some examples, verifies or disproves the output of the squelch detector 225. For example, when differential data is being received at the node 260 and the node 262, in some examples, the comparator 220 outputs a logical low signal (e.g., such as when high-speed differential data is received having an ideal V_{cm} of about 200 mV, which is less than V_{REF}). Conversely, when differential data is not being received at the node 260 and the node 262, but instead one or more single-ended signals are being received, the comparator 220 outputs a logical high signal. For example, a single-ended logical high signal in eUSB2 systems, in some examples, has a value of about 1 V, causing V_{cm} present between the node 260 and the node 262 at the node 268 to be greater than V_{REF} .

[0027] When the output of the squelch detector 225 is a logical high signal and the output of the comparator 220 is a logical low signal, the output of the comparator 220 verifies the output of the squelch detector 225 (e.g., indicating that V_{cm} is not greater than V_{REF}). However, when the output of the squelch detector 225 is a logical high signal and the output of the comparator 220 is a logical high signal, the output of the comparator 220 disproves the output of the squelch detector 225. For example, because V_{REF} is greater than V_{cm} of differential data input, and the logical high output of the comparator 220 indicates that V_{cm} is greater than V_{REF} , then V_{cm} is greater than the V_{cm} of differential data input and single-ended signals are being received by the circuit 200 at the node 260 and/or the node 262.

[0028] When the output of the squelch detector 225 is a logical low signal and the output of the comparator 220 is a logical low signal, either the output of the comparator 220 verifies the output of the squelch detector 225 or the logical low value single-ended signals are being received by the circuit 200. When the output of the squelch detector 225 is a logical low signal and the output of the comparator 220 is a logical high signal, the output of the comparator 220 verifies the output of the squelch detector 225, indicating that differential input is not being received by the circuit 200 but instead the circuit 200 is receiving single-ended signals.

[0029] Based on the output of the comparator 220 and the squelch detector 225, the logic circuit 230 determines whether single-ended signals are being received or whether differential input signals are being received. Also, the logic circuit 230 controls the amplifier 215 based on the determination of whether single-ended signals are being received or differential input signals are being received. For example, the logic circuit controls when the amplifier 215 is active or the amplifier 215 is inactive, as described above such that the amplifier 215 remains inactive when the single-ended signals are being received and becomes active when the differential input signals are being received.

[0030] Turning now to FIG. 3, a diagram 300 of illustrative signal waveforms is shown. In some examples, the diagram 300 corresponds to at least some signal waveforms present in the circuit 200. For example, a signal 305 corresponds to eD^+ , a signal 310 corresponds to eD^- , a signal 315 corresponds to V_{REF} , a signal 320 corresponds to V_{cm} , a signal 325 corresponds to an output of the comparator 220, a signal 330 corresponds to an output of the squelch detector 225, and a signal 335 corresponds to a control signal output by the logic circuit 230 to control enabling or disabling of the amplifier 215 (e.g., control whether signals are being transmitted by the circuit 200 via the node 264 and the node 266).

[0031] As shown by diagram 300, when the signal 305 and the signal 310 are each pulled high, in some examples skew exists between the signals such that, for a period of time, a non-zero differential voltage exists between the signal 305 and the signal 310. As further shown by the signal 330, in some examples this non-zero differential voltage exceeds a squelch threshold, causing the squelch detector 225 to trigger, indicating that a differential signal is being received for the period of time over which the non-zero differential voltage exceeds the squelch threshold. In the absence of the comparator 220 and operation of the circuit 200 according to the description, in some examples, the signal 335 would include a rising edge at substantially a same time as the

falling edge of the signal 330 and would include a falling edge at substantially a same time as the rising edge of the signal 330, creating a positive pulse in the signal 335. This pulse in the signal 335 would cause the amplifier 215 to activate and transmit data erroneously during a duration of time of the pulse. The transmitted data is, in some examples, referred to as a glitch and is undesirable in operation of the circuit 200. However, by inclusion of the comparator 220 and operation of the circuit 200 according to the description, the glitch is at least mitigated, if not prevented.

[0032] For example, as shown by the signal 325, when a value of the signal 320 exceeds a value of the signal 315, a rising edge occurs in the signal 325 and the signal 325 maintains a high value until the value of the signal 320 no longer exceeds the value of the signal 315. When the signal 325 has the high value, the signal 335 is held at a low value by the logic circuit 230, as described elsewhere herein, without respect to a value of the signal 330. In this way, a glitch in an transmission of the amplifier 215 is mitigated and/or prevented.

[0033] Turning now to FIG. 4, a flowchart of an illustrative method 400 is shown. In some examples, the method 400 corresponds to actions performed by one or more components of the system 100 and/or the circuit 200. The method 400 is, in some examples, a method for controlling a circuit, such as an eUSB2 repeater. Implementation of the method 400 by a circuit, in some examples, is advantageous in accurately determining whether a circuit is receiving differential data (e.g., high-speed data, such as a high-speed SOP indicator), single-ended signals, or no signals, without the use of a CDR circuit or PLL.

[0034] At operation 405, data is received via an idle differential signal line. In some examples, the idle differential signal line is defined as both positive and negative lines of the differential signal line being weakly held to a ground potential. The data is, in some examples, one or more single-ended signals (e.g., signals that are communicated entirely via one line of a differential signal line without regard or reference to a signal present on another line of the differential signal line). For example, between receipt of high speed packets, the differential signal lines are in the idle state. In some examples, this is referred to as a single-ended zero. When data transmission is complete, an upstream device indicates an exit from high speed mode by pulling both positive and negative lines of the differential signal line high (e.g., nominally to about 1.0 V or 1.2 V), which in some examples is referred to as a single-ended one SE1.

[0035] At operation 410, a squelch detection is performed. The squelch detection is performed,

in some examples, by a squelch detector. The squelch detector detects a difference between a signal present on one line of the differential input signal and a signal present on another line of the differential input signal and, when the difference exceeds a squelch threshold, outputs a squelch detection result as a logical low signal to indicate that the differential signal line is carrying differential data.

[0036] At operation 415, a value of V_{cm} with reference to V_{REF} is determined. The value of V_{cm} with reference to V_{REF} is determined, in some examples, by a comparator. When V_{cm} exceeds V_{REF} , the comparator outputs a comparison result as a logical high signal. When V_{cm} is less than V_{REF} , the comparator outputs the comparison result as a logical low signal. In some examples, V_{REF} has a value determined according to a value for representing a logical high signal in single-ended signaling via the differential signal line and a value of V_{cm} for high-speed differential signaling via the differential signal line. For example, V_{REF} is greater than the value of V_{cm} for high-speed differential signaling via the differential signal line and is less than the value for representing a logical high signal in single-ended signaling via the differential signal line.

[0037] At operation 420, the output of the squelch detector is verified against the output of the comparator (e.g., with a result of the comparison performed by the comparator). When the output of the squelch detector is a logical low signal and the output of the comparator is a logical low signal, the output of the comparator verifies the output of the squelch detector (e.g., indicating that V_{cm} is not greater than V_{REF}). However, when the output of the squelch detector is a logical low signal and the output of the comparator is a logical high signal, the output of the comparator disproves the output of the squelch detector. For example, because V_{REF} is greater than the V_{cm} of differential data input, and the logical high output of the comparator indicates that V_{cm} is greater than V_{REF} , then V_{cm} is greater than the V_{cm} of differential data input and single-ended signals are being received.

[0038] When the output of the squelch detector is a logical high signal and the output of the comparator is a logical low signal, either the output of the comparator verifies the output of the squelch detector or the logical low value single-ended signals are being received by the circuit. When the output of the squelch detector is a logical high signal and the output of the comparator is a logical high signal, the output of the comparator verifies the output of the squelch detector, indicating that differential input is not being received but instead single-ended signals are being received.

[0039] While the operations of the method 400 have been described and labeled with numerical reference, in various examples the method 400 includes additional operations that are not recited herein (e.g., such as intermediary comparisons, logical operations, output selections such as via a multiplexer, etc.), in some examples any one or more of the operations recited herein include one or more sub-operations (e.g., such as intermediary comparisons, logical operations, output selections such as via a multiplexer, etc.), in some examples any one or more of the operations recited herein is omitted, and/or in some examples any one or more of the operations recited herein is performed in an order other than that presented herein (e.g., in a reverse order, substantially simultaneously, overlapping, etc.), all of which is intended to fall within the scope of the description.

[0040] In the foregoing discussion, the terms “including” and “comprising” are open-ended and mean “including, but not limited to...”. Also, the term “couple” or “couples” means either an indirect or direct wired or wireless connection. A device that is “configured to” perform a task or function may be configured (e.g., programmed and/or hardwired) at a time of manufacturing by a manufacturer to perform the function and/or may be configurable (or re-configurable) by a user after manufacturing to perform the function and/or other additional or alternative functions. The configuring may be through firmware and/or software programming of the device, through a construction and/or layout of hardware components and interconnections of the device, or a combination thereof. Furthermore, a circuit or device that is said to include certain components may instead be configured to couple to those components to form the described circuitry or device.

[0041] While certain components are described herein as being of a particular process technology, these components may be exchanged for components of other process technologies. Components illustrated as resistors, unless otherwise stated, are generally representative of any one or more elements coupled in series and/or parallel to provide an amount of impedance represented by the illustrated resistor. Also, the phrase “ground voltage potential” includes a chassis ground, an Earth ground, a floating ground, a virtual ground, a digital ground, a common ground, and/or any other form of ground connection applicable to, or suitable for, the teachings of the description. Unless otherwise stated, “about”, “approximately”, or “substantially” preceding a value means +/- 10 percent of the stated value.

[0042] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

CLAIMS

What is claimed is:

1. A circuit, comprising:
 - a first amplifier having a first input coupled to a first node, a second input coupled to a second node, a first output, and a second output;
 - a second amplifier having a first input coupled to the first output of the first amplifier, a second input coupled to the second output of the first amplifier, a first output, and a second output;
 - a third amplifier having a first input coupled to the first output of the second amplifier, a second input coupled to the second output of the second amplifier, a control input, a first output coupled to a third node, and a second output coupled to a fourth node;
 - a squelch detector having a first input coupled to the first node, a second input coupled to the second node, and an output;
 - a first resistor coupled between the first node and a fifth node;
 - a second resistor coupled between the fifth node and the second node;
 - a comparator having a first input coupled to the fifth node, a second input coupled to a sixth node, and an output; and
 - a logic circuit having a first input coupled to the output of the squelch detector, a second input coupled to the output of the comparator, and an output coupled to the control input of the third amplifier.
2. The circuit of claim 1, further comprising:
 - a third resistor coupled between the first node and a seventh node;
 - a fourth resistor coupled between the seventh node and the second node; and
 - a capacitor coupled between the seventh node and a ground terminal.
3. The circuit of claim 1, wherein the first node is configured to couple to a positive terminal of a differential signal line of an embedded Universal Serial Bus (USB) (eUSB2) system, wherein the second node is configured to couple to a negative terminal of the differential signal line of the eUSB2 system, wherein the third node is configured to couple to a positive terminal of a differential signal line of a legacy USB system, and wherein the fourth node is configured to couple to a negative terminal of the differential signal line of the legacy USB system.

4. The circuit of claim 1, wherein a reference voltage (VREF) is received at the sixth node, wherein VREF has a value greater than an ideal common mode voltage (Vcm) of high-speed differential communication and less than a value indicative of a logical high value of a single-ended signal.
5. The circuit of claim 4, wherein the comparator is configured to compare a value of a signal present at the fifth node to VREF to indicate whether the circuit is receiving the single-ended signal.
6. The circuit of claim 4, wherein a skewed single-ended signal pair having rising edge transitions is received, wherein the squelch detector identifies the skewed single-ended signal pair as high-speed differential communication, and wherein the comparator disproves the squelch detector by determining that the value of the signal present at the fifth node exceeds VREF.
7. The circuit of claim 4, wherein a differential input signal is received, wherein the squelch detector identifies the differential input signal as high-speed differential communication, and wherein the comparator verifies the squelch detector by determining that the value of the signal present at the fifth node is not greater than VREF.
8. A circuit, comprising:
 - a squelch detector having a first input coupled to a first node, a second input coupled to a second node, and an output, wherein the first node is configured to receive a positive component of a differential input signal with a floating center tap, and wherein the second node is configured to receive a negative component of the differential input signal with the floating center tap;
 - a first resistor coupled between the first node and a third node;
 - a second resistor coupled between the third node and the second node;
 - a third resistor coupled between the first node and a fourth node;
 - a fourth resistor coupled between the fourth node and the second node;
 - a first capacitor coupled between the fourth node and a ground terminal;
 - a comparator having a first input coupled to the third node, a second input coupled to a fifth node, and an output; and
 - a logic circuit having a first input coupled to the output of the squelch detector, a second input coupled to the output of the logic circuit, and an output.
9. The circuit of claim 8, wherein the first node is configured to couple to a positive terminal

of a differential signal line of an embedded Universal Serial Bus (USB) (eUSB2) system, and wherein the second node is configured to couple to a negative terminal of the differential signal line of the eUSB2 system.

10. The circuit of claim 8, further comprising a first amplifier having a first input coupled to the first node, a second input coupled to the second node, a first output, and a second output.

11. The circuit of claim 10, further comprising:

a second amplifier having a first input coupled to the first output of the first amplifier, a second input coupled to the second output of the first amplifier, a first output, and a second output; and

a third amplifier having a first input coupled to the first output of the second amplifier, a second input coupled to the second output of the second amplifier, a first output coupled to a sixth node, and a second output coupled to a seventh node.

12. The circuit of claim 10, wherein the third node is configured to couple to a positive terminal of a differential signal line of a legacy Universal Serial Bus (USB) system, and wherein the fourth node is configured to couple to a negative terminal of the differential signal line of the legacy USB system.

13. The circuit of claim 8, wherein a reference voltage (VREF) is received at the fifth node, wherein VREF has a value greater than an ideal common mode voltage (V_{cm}) of high-speed differential communication and less than a value indicative of a logical high value of a single-ended signal.

14. The circuit of claim 13, wherein the comparator is configured to compare a value of a signal present at the fifth node to VREF to indicate whether the circuit is receiving the single-ended signal.

15. The circuit of claim 13, wherein a skewed single-ended signal pair having rising edge transitions is received, wherein the squelch detector identifies the skewed single-ended signal pair as high-speed differential communication, and wherein the comparator disproves the squelch detector by determining that the value of the signal present at the fifth node exceeds VREF.

16. The circuit of claim 13, wherein a differential input signal is received, wherein the squelch detector identifies the differential input signal as high-speed differential communication, and wherein the comparator verifies the squelch detector by determining that the value of the signal present at the fifth node is not greater than VREF.

17. A method, comprising:
 - receiving, at a circuit, data via an idle differential signal line;
 - performing a squelch detection on the differential signal line;
 - determining a value of a common mode voltage (V_{cm}) with reference to a reference voltage (V_{REF}) by performing a comparison; and
 - verifying a result of the squelch detection with a result of the comparison.
18. The method of claim 17, wherein V_{REF} has a value greater than an ideal V_{cm} of high-speed differential communication and less than a value indicative of a logical high value of a single-ended signal.
19. The method of claim 18, further comprising receiving a skewed single-ended signal pair having rising edge transitions, wherein the result of the squelch detection identifies the skewed single-ended signal pair as high-speed differential communication, and wherein the result of the comparison disproves the result of the squelch detection by indicating that V_{cm} exceeds V_{REF} .
20. The method of claim 17, further comprising receiving a differential input signal, wherein the result of the squelch detection identifies the differential input signal as high-speed differential communication, and wherein the result of the comparison verifies the result of the squelch detection by indicating that V_{cm} is not greater than V_{REF} .

1/3




FIG. 1




FIG. 4





FIG. 2



INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 2019/047877

A. CLASSIFICATION OF SUBJECT MATTER		
G06F 3/00 (2006.01) G06F 13/42 (2016.01) According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
G06F 3/00, 13/00, 13/16, 13/40, H04L 29/08		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
PatSearch (RUPTO Internal), USPTO, PAJ, Espacenet, Information Retrieval System of FIPS		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	US 2016/0162427 A1 (BROADCOM CORPORATION) 09.06.2016, paragraphs [0034], [0039], [0040], [0043], [0058], [0059], table 1	17, 18 19, 20
A	US 2018/0173666 A1 (INTEL CORPORATION) 21.06.2018, paragraphs [0038], [0052] - [0055], [0058], fig. 10	1-20
A	US 2016/0380747 A1 (CHIA HOW LOW et al.) 29.12.2016	1-20
☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.		
* Special categories of cited documents: “T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention “A” document defining the general state of the art which is not considered to be of particular relevance “X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone “E” earlier document but published on or after the international filing date “Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art “L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) “O” document referring to an oral disclosure, use, exhibition or other means “P” document published prior to the international filing date but later than the priority date claimed “&” document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
14 November 2019 (14.11.2019)		21 November 2019 (21.11.2019)
Name and mailing address of the ISA/RU: Federal Institute of Industrial Property, Berezhkovskaya nab., 30-1, Moscow, G-59, GSP-3, Russia, 125993 Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37		Authorized officer N. Lysenko Telephone No. 8(495) 531-64-81