



Published:

— *with international search report (Art. 21(3))*

N-CHANNEL GALLIUM NITRIDE TRANSISTORS

TECHNICAL FIELD

Embodiments of the present description generally relate to the field of microelectronic devices, and, more particularly, to forming n-channel gallium nitride transistors and the use thereof in wireless power/charging devices.

BACKGROUND

The microelectronics industry is continually striving to produce ever faster and smaller microelectronic packages for use in various electronic products, including, but not limited to, computer server products and portable products, such as laptop/netbook computers, electronic tablets, smart phones, digital cameras, and the like. One route to achieve these goals is the fabrication of System-on-Chip (SoC) devices, wherein all of the components of an electronic system are fabricated on a single chip. In such SoC devices, power management integrated circuits (PMIC) and radio frequency integrated circuits (RFIC) are critical functional blocks, and are as important as logic and memory integrated circuits in determining the power efficiency and the form factor of such SoC devices. Moreover, there is a growing need to power and/or charge mobile devices wirelessly. Solutions for wireless power/charging devices employing silicon power Metal-on-Semiconductor Field Effect Transistors (MOSFET) have emerged in the marketplace. However, these silicon power MOSFETs require considerable power and dissipates substantial power, due to their high on-state resistance and large capacitance, which could otherwise be usefully transmitted wirelessly to power and/or charge mobile devices. Therefore, there is an ongoing effort to scaled down and/or improve the efficiency of such wireless power/charging devices.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter of the present disclosure is particularly pointed out and distinctly claimed in the concluding portion of the specification. The foregoing and other features of the present disclosure will become more fully apparent from the following description and appended claims, taken in conjunction with the accompanying drawings. It is understood that the accompanying drawings depict only several embodiments in accordance with the present disclosure and are, therefore, not to be considered limiting of its scope. The disclosure will be described with additional specificity and detail through use of the accompanying drawings, such that the advantages of the present disclosure can be more readily ascertained, in which:

FIG. 1 is a side cross-section view of a gallium nitride transistor, according to an embodiment of the present description.

FIGs. 2-13 are side cross-section views of the fabrication of an asymmetrical n-channel gallium nitride transistor, according to an embodiment of the present description.

FIG. 14 is a flow chart of a process of fabricating an asymmetrical n-channel gallium nitride transistor, according to an embodiment of the present description.

FIGs. 15 and 16 are schematics of a wireless power/charging device, according to an embodiment of the present description.

DESCRIPTION OF EMBODIMENTS

In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the claimed subject matter may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the subject matter. It is to be understood that the various embodiments, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein, in connection with one embodiment, may be implemented within other embodiments without departing from the spirit and scope of the claimed subject matter. References within this specification to “one embodiment” or “an embodiment” mean that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one implementation encompassed within the present description. Therefore, the use of the phrase “one embodiment” or “in an embodiment” does not necessarily refer to the same embodiment. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the claimed subject matter. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the subject matter is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the appended claims are entitled. In the drawings, like numerals refer to the same or similar elements or functionality throughout the several views, and that elements depicted therein are not necessarily to scale with one another, rather individual elements may be enlarged or reduced in order to more easily comprehend the elements in the context of the present description.

The terms “over”, “to”, “between” and “on” as used herein may refer to a relative position of one layer with respect to other layers. One layer “over” or “on” another layer or bonded “to” another layer may be directly in contact with the other layer or may have one or

more intervening layers. One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.

Embodiments of the present description relate to n-channel gallium nitride transistors which include a recessed gate electrode wherein the polarization layer between the gate electrode and the gallium nitride layer is less than about 1nm. In additional embodiments, the n-channel gallium nitride transistors may have an asymmetric configuration, wherein a gate-to drain length is greater than a gate-to-source length. In further embodiment, the n-channel gallium nitride transistors may be utilized in wireless power/charging devices for improved efficiencies, longer transmission distances, and smaller form factors when compared with wireless power/charging devices using silicon-based transistors.

FIG. 1 illustrates an n-channel gallium nitride transistor 100 according to embodiments of the present description. The n-channel gallium nitride transistor 100 may comprise a gallium nitride layer 102 having a source structure 104 and an opposing drain structure 106 formed therein. A charge inducing layer 108 may be formed on the gallium nitride layer 102 extending between the source structure 104 and the drain structure 106 (transistor width W), which forms a 2D electron gas (illustrated with dashed line 112) within the gallium nitride layer 102. In one embodiment, the charge inducing layer 108 may comprise a polarization layer 114 formed on a crystal transition layer 116, wherein the crystal transition layer 116 abuts the gallium nitride layer 102. The polarization layer 114 may have ternary crystal structure which forms the 2D electron gas 112, but may inhibit electron mobility within the binary crystal structure of the gallium nitride layer 102. Therefore, the crystal transition layer 116 may be a binary crystal structure which acts as a transition between the polarization layer 114 and the gallium nitride layer 102. It is understood that although the charge inducing layer 108 is illustrated as having two layers (i.e. the polarization layer 114 and the crystal transition layer 116), it may be fabricated as a single layer (i.e. the polarization layer 114 only) or have more than two layers.

In one embodiment, the n-channel gallium nitride transistor 100 is an enhancement mode transistor. Thus, as illustrated in FIG. 1, a portion of the polarization layer 114 may be removed proximate forming a recess 120 in a desired location for a gate electrode 122 to disrupt the 2D electron gas 112, such that it does not extend through a gate length L_g of the n-channel gallium nitride transistor 100 to achieve enhancement mode operation.

As shown, a gate dielectric layer 118 may be formed over the polarization layer 114 and the gate electrode 122 may be formed on the gate dielectric layer 118, such that the gate dielectric layer 118 electrically isolates the gate electrode 122 from the polarization layer 114.

Furthermore, source contacts 124 and drain contacts 126 may be formed on the source structure 104 and the drain structure 106, respectively, and may be utilized to form electrical connections with external components (not shown) through the formation of interconnection structure (not shown), as will be understood to those skilled in the art.

As further illustrated in FIG. 1, the n-channel gallium nitride transistor 100 may include a gate-to-drain length L_{GD} (i.e. from the gate to the drain structure 106) and a gate-to-source length L_{GS} (i.e. from the gate to the source structure 104). In one embodiment, the gate-to-drain length L_{GD} may range from about 120nm to about 400nm. In other embodiment, the gate-to-source length L_{GS} may range from about 5nm to about 400nm. In still another embodiment, the gate length L_G may range from about 20nm to about 500nm. In one embodiment, the n-channel gallium nitride transistor 100 may have an asymmetric structure with a gate-to-drain length L_{GD} (i.e. from the gate to the drain structure 106) larger than a gate-to-source length L_{GS} (i.e. from the gate to the source structure 104), which will minimize resistance between across the gate-to-source length L_{GS} , as will be understood to those skilled in the art.

The polarization layer 114 may include, but is not limited to aluminum gallium nitride, aluminum indium nitride, and indium gallium nitride. In one embodiment, the polarization layer 114 is $Al_{0.83}In_{0.17}N$. In one embodiment, the polarization layer 114 may have a thickness T_1 of between about 5nm and 10nm over the gate-to-drain length L_{GD} area and over the gate-to-source length L_{GS} area, which may achieve low on-state resistance. In a further embodiment, the polarization layer 114 may have a thickness T_2 of less than about 1nm over the gate length L_G area, which may achieve enhancement mode operation. In another embodiment, the crystal transition layer 116 may include, but is not limited to, indium nitride and aluminum nitride, and may have a thickness T_3 of less than about 1nm.

The gate dielectric layer 118 may be formed from any well-known gate dielectric material, including but not limited to silicon dioxide (SiO_2), silicon oxynitride (SiO_xN_y), silicon nitride (Si_3N_4), and high-k dielectric materials such as hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, tantalum silicon oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. It is noted that a high-K gate dielectric layer 118 may be advantageous to achieve low gate leakages. The gate dielectric layer 118 can be formed by well-known techniques, such as chemical vapor deposition ("CVD"), physical vapor deposition ("PVD"), atomic layer deposition ("ALD").

The gate electrode 122 can be formed of any suitable gate electrode material. In an embodiment of the present disclosure, the gate electrode 122 may be formed from materials that include, but are not limited to, polysilicon, tungsten, ruthenium, palladium, platinum, cobalt, nickel, hafnium, zirconium, titanium, tantalum, aluminum, titanium carbide, zirconium carbide, tantalum carbide, hafnium carbide, aluminum carbide, other metal carbides, metal nitrides, and metal oxides. The gate electrode 122 can be formed by well-known techniques, such as by blanket depositing a gate electrode material and then patterning the gate electrode material with well-known photolithography and etching techniques, as will be understood to those skilled in the art.

Gallium nitride has a relatively wide bandgap (e.g. about 3.4 eV), when compared to the bandgap of silicon (about 1.1 eV). Therefore, the n-channel gallium nitride transistor 100 may withstand large electric fields, such as applied voltages, drain voltage, and the like, before suffering breakdown, when compared to a silicon based transistor of similar dimensions. This also enables n-channel gallium nitride transistors 100 to be scaled to even smaller physical dimensions while operating at the same supply voltage; thus, enabling small on-state resistance and smaller capacitance, which may result in reduced power dissipation and hence higher circuit efficiencies. Furthermore, as will be understood to those skilled in the art, the n-channel gallium nitride transistor 100 employs the 2D electron gas 112 as its electron transport channel for the operation thereof. The 2D electron gas 112 is formed at the abrupt hetero-interface formed by the deposition of the charge inducing layer 108 on the gallium nitride layer 102 through spontaneous and piezoelectric polarization, as will be understood to those skilled in the art. Very high charge densities up to about 2×10^{13} per cm^2 can be formed by such a mechanism, without the use of impurity dopants, which allows for high electron mobility, e.g. greater than about $1000 \text{ cm}^2/\text{V}_s$ (low sheet resistance at L_{GD} and L_{GS} regions). As will be understood to those skilled in the art, the n-channel gallium nitride transistor 100 may enable low parasitic leakages due to absence of band-to-band tunneling, low gate induced drain leakage (GIDL), and low generation of electron-hole pairs from impact ionization from hot electrons.

FIGs. 2-13 illustrate a process for forming a mirror image pair of n-channel gallium nitride transistors, according to one embodiment of the present description. As shown in FIG. 2, a stacked substrate 130 may be formed comprising the charge inducing layer 108 formed on the gallium nitride layer 102. As discussed with regard to FIG. 1, in one embodiment, the charge inducing layer 108 may comprise the polarization layer 114 formed on the crystal transition layer 116, wherein the crystal transition layer 116 abuts the gallium nitride layer 102.

As shown in FIG. 3, a hardmask 132, such as silicon nitride, silicon oxide, and the like, may be patterned by any known technique, such as photolithography, on the polarization layer 114. The hardmask 132 may define a region for a shared drain for the mirror image pair of n-channel gallium nitride transistors to be formed.

As shown in FIG. 4, a first spacer material 142 may be deposited over the hardmask 132 and the gallium nitride layer 102, as shown in FIG. 5, the first spacer material 142 (see FIG. 4) may be etched to expose a top surface 134 of the hardmask 132 and expose portions of the polarization layer 114, whereby first spacers 144 are formed on opposing sides 136 of the hardmask 132. A width W_1 of the first spacers 144 may define the gate-to-drain length L_{GD} (see FIG. 1) for each one of the pair of n-channel gallium nitride transistors to be formed.

As shown in FIG. 6, a second spacer material 152 may be deposited over the hardmask top surface 134, the first spacers 144, and the polarization layer 114. As shown in FIG. 7, the second spacer material 152 (see FIG. 6) may be etched to expose the hardmask top surface 134, a top surface 146 of the first spacers 144, and expose portions of the polarization layer 114, whereby second spacers 154 are formed on opposing hardmask sides 136 abutting the first spacers 144. A width W_2 of the second spacers 154 may define the channel or gate length L_G (see FIG. 1) for each one of the pair of n-channel gallium nitride transistors.

As shown in FIG. 8, a third spacer material 162 may be deposited over the hardmask top surface 134, the first spacers 144, the second spacers 154, and the polarization layer 114. As shown in FIG. 9, the third spacer material 162 (see FIG. 8) may be etched to expose the hardmask top surface 134, the first spacer top surfaces 146, a top surface 156 of the second spacers 154, and portions of the polarization layer 114, whereby third spacers 164 are formed on opposing hardmask sides 136 abutting the second spacers 154. A width W_3 of the third spacers 164 may define the gate-to-source length L_{GS} (see FIG. 1) for each one of the pair of n-channel gallium nitride transistors to be formed.

As shown in FIG. 10, the hardmask 132 (see FIG. 9) may be removed and, using the first spacers 144, the second spacers 154, and the third spacers 164 as etch masks, recesses 172 may be formed to extend through the charge inducing layer 108 (e.g. the polarization layer 114 and the crystal transition layer 116) and into the gallium nitride layer 102, by any known technique, such as etching. In one embodiment, the recesses 172 may be formed with a plasma etch in a chlorine based chemistry.

As shown in FIG. 11, the source structures 104 and the shared drain structure 106, such as N⁺ indium gallium nitride, N⁺ gallium nitride, N⁺ indium nitride, and any graded combination thereof, may be formed by epitaxial regrowth from the gallium nitride layer 102. In

one embodiment, the regrowth process may comprise epitaxial crystal growth techniques, such as metal organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE).

As shown in FIG. 12, the second spacers 154 may be removed, as well as a portion of the polarization layer 114 to form gate recesses 174 in the polarization layer 114, which, as previously discussed, disrupts the 2D electron gas 112, such that it does not extend through a gate length L_g (previously labeled width W_2) to achieve enhancement mode operation.

As shown in FIG. 13, the gate dielectric layer 118 may be formed on the polarization layer 114 within the recesses 174 (see FIG. 12) and the gate electrodes 122 may be formed on the gate dielectric layer 118 such that the gate dielectric layer 118 electrically isolates the gate electrode 122 from the polarization layer 114 to from the n-channel gallium nitride transistors 100₁ and 100₂. Furthermore, source contacts 124 and drain contacts 126 may be formed on the source structures 104 and the drain structure 106, respectively. As will be understood to those, skilled in the art an interconnection structure (not shown) would be formed over the n-channel gallium nitride transistors 100₁ and 100₂ to appropriately connect the gate electrodes 122, the source contacts 124, and the drain contacts 126 with external components (not shown). However, for the sake of brevity and conciseness, the interconnection structure is not shown.

FIG. 14 is a flow chart of a process 200 of fabricating an n-channel gallium nitride transistor according to an embodiment of the present description. As set forth in block 202, a gallium nitride layer may be formed. A charge inducing layer may be formed on the gallium nitride layer to form a 2D electron gas within the gallium nitride layer, as set forth in block 204. As set forth in block 206, a source structure and a drain structure may be formed in the gallium nitride layer. A recess may be formed within the polarization layer between the source structure and the drain structure, wherein a thickness of a portion of the polarization layer which is between the recess and the gallium nitride layer is less than about 1nm, as set in block 208. As set forth in block 210, a gate dielectric may be formed in the recess. A gate electrode may be formed adjacent the gate dielectric, as set forth in block 212.

FIG. 15 illustrates a wireless power/charging device 300, according to an embodiment of the present description. The wireless power/charging device 300 may include a transmission module 310 and a receiving module 330. The transmission module 310 may comprise a power unit 312 (such as an AC to DC converter), a transmitter 314, a coil assembly 316, a controller 318, and a communication unit 322 (such as for radio frequency communication illustrated by arrows 324). The receiving module 330, such as components within a mobile device or a device which plugs into a mobile device, may comprise a load

unit 332 which includes a voltage regulator and a battery, a rectifier 334, a coil assembly 336, a controller 338, and a communication unit 342 (such as for radio frequency communication illustrated by arrows 344). The specific interconnections and component operations of such a wireless power/charge device 300 are well known in the art and for the sake of brevity and conciseness will not be discussed herein. In embodiments for the present description, high voltage n-channel gallium nitride transistors 100 (see FIG. 1) may be utilized in place of silicon power MOSFETs, as n-channel gallium nitride transistors have on-state resistances that are about three times better at the given breakdown voltage of 40V.

In one embodiment of the present description, the n-channel gallium transistor 100 (see FIG. 1) may be utilized in the transmitter 314 of the transmission module 310. As shown in FIG. 16, the transmitter 314 (i.e. full-bridge inverter) may have four n-channel gallium nitride transistors T_1 , T_2 , T_3 , and T_4 . Such a configuration, the n-channel gallium nitride transistors T_1 , T_2 , T_3 , and T_4 may enable at least a 10% higher DC-to-AC conversion efficiency than silicon transistors. Furthermore, the use of the n-channel gallium nitride transistors T_1 , T_2 , T_3 , and T_4 may enable wireless power transmission over the air at 10MHz or higher, which is over 100 times higher frequency than with comparable silicon transistors, and enabling distance transmission up to 2 meters (illustrated with an arrow 350), which is over 25 times longer than with comparable silicon transistors. Moreover, with the higher wireless power transmission frequencies, the form factor of the transmission module coil assembly 316 and the receiving module coil assembly 336 may be as much as ten times thinner.

In a further embodiment, utilizing the n-channel gallium nitride transistors 100 (see FIG. 1) in the voltage regulator of the receiving module load unit 332 may result in as much as a 100 times smaller form factor for the receiving module 330 and up to 7% higher efficiency than voltage regulators having silicon transistors. It is anticipated that an overall wireless power transmit efficiency improvement of 14% through the utilization n-channel gallium nitride transistors 100 (see FIG. 1) of the present description in the transmission module 310 and the receiving module 330. The circuit design of a voltage regulator is well known in the art, and thus, for the sake of brevity and conciseness, is not illustrated with specificity.

It is understood that the subject matter of the present description is not necessarily limited to specific applications illustrated in FIGs. 1-16. The subject matter may be applied to other microelectronic device and assembly applications, as well as any other appropriate transistor applications, as will be understood to those skilled in the art.

The following examples pertain to further embodiments, wherein Example 1 is an n-channel gallium nitride transistor, comprising a gallium nitride layer; a source structure and a

drain structure formed in the gallium nitride layer; a charge inducing layer comprising a polarization layer extending between the structure and the drain structure; a 2D electron gas within the gallium nitride layer; and a gate electrode extending at least partially into the polarization layer, wherein a thickness of a portion of the polarization layer which is between the gate electrode and the gallium nitride layer is less than about 1nm.

In Example 2, the subject matter of Example 1 can optionally include a gate dielectric disposed between the gate electrode and the polarization layer.

In Example 3, the subject matter of either of Examples 1 or 2 can optionally include a portion of the polarization layer which is not between the gate electrode and the gallium nitride layer being between about 5nm and 10 nm.

In Example 4, the subject matter of any of Examples 1 to 3 can optionally include the polarization layer being selected from the group consisting of aluminum gallium nitride, aluminum indium nitride, and indium gallium nitride.

In Example 5, the subject matter of any of Examples 1 to 4 can optionally include a crystal transition layer disposed between the gallium nitride layer and the polarization layer.

In Example 6, the subject matter of Example 5 can optionally include the crystal transition layer being selected from the group consisting of indium nitride and aluminum nitride.

In Example 7, the subject matter of any of Examples 1 to 6 can optionally include a gate-to-drain length between about 120nm to about 400nm and a gate-to-source length between about 5nm to about 400nm.

In Example 8, the subject matter of Example 7 can optionally include the gate-to-drain length being greater than the gate-to-source length.

The following examples pertain to further embodiments, wherein Example 9 is a method of forming an n-channel gallium nitride transistor, comprising forming a gallium nitride layer; forming a charge inducing layer comprising a polarization layer on the gallium nitride layer to form a 2D electron gas within the gallium nitride layer; forming a source structure and a drain structure formed in the gallium nitride layer; forming a recess within the polarization layer between the source structure and the drain structure, wherein a thickness of a portion of the polarization layer which is between the recess and the gallium nitride layer is less than about 1nm; forming asymmetrical dielectric spacers of different widths; forming a gate dielectric within the recess; and forming a gate electrode adjacent the gate dielectric.

In Example 10, the subject matter of Example 9 can optionally include forming the charge inducing layer comprising the polarization layer on the gallium nitride layer comprises

forming the charge inducing layer comprising the polarization layer having a thickness of between about 5nm and 10 nm.

In Example 11, the subject matter of either of Examples 9 or 10 can optionally include forming the polarization layer selected from the group consisting of aluminum gallium nitride, aluminum indium nitride, and indium gallium nitride.

In Example 12, the subject matter of any of Examples 9 to 11 can optionally include forming a crystal transition layer between the gallium nitride layer and the polarization layer.

In Example 13, the subject matter of Example 12 can optionally include forming the crystal transition layer from a material selected from the group consisting of indium nitride and aluminum nitride.

In Example 14, the subject matter of any of Examples 9 to 13 can optionally include forming a gate-to-drain length between about 120nm to about 400nm and forming a gate-to-source length between about 5nm to about 400nm.

In Example 15, the subject matter of Example 14 can optionally include the gate-to-drain length being greater than the gate-to-source length.

The following examples pertain to further embodiments, wherein Example 16 is a wireless power/charging device transmission module, comprising a coil assembly; and a transmitter, wherein the transmitter includes at least one n-channel gallium nitride transistor, comprising: a gallium nitride layer; a source structure and a drain structure formed in the gallium nitride layer; a charge inducing layer comprising a polarization layer extending between the structure and the drain structure; a 2D electron gas within the gallium nitride layer; and a gate electrode extending at least partially into the polarization layer.

In Example 17, the subject matter of Example 16 can optionally include a thickness of a portion of the polarization layer which is between the gate electrode and the gallium nitride layer being less than about 1nm.

In Example 18, the subject matter of either of Example 16 or 17 can optionally include a gate dielectric disposed between the gate electrode and the polarization layer.

In Example 19, the subject matter of any of Examples 16 to 18 can optionally include a portion of the polarization layer which is between the gate electrode and the gallium nitride layer being between about 5nm and 10 nm.

In Example 20, the subject matter of any of Example 16 to 19 can optionally include a crystal transition layer disposed between the gallium nitride layer and the polarization layer.

The following examples pertain to further embodiments, wherein Example 21 is a wireless power/charging device receiving module, comprising a coil assembly; a rectifier; and a

load unit including a voltage regulator and a battery, wherein the voltage regulator includes at least one n-channel gallium nitride transistor, comprising: a gallium nitride layer; a source structure and a drain structure formed in the gallium nitride layer; a charge inducing layer comprising a polarization layer extending between the structure and the drain structure; a 2D electron gas within the gallium nitride layer; and a gate electrode extending at least partially into the polarization layer.

In Example 22, the subject matter of Example 21 can optionally include a thickness of a portion of the polarization layer which is between the gate electrode and the gallium nitride layer being less than about 1nm.

In Example 23, the subject matter of either of Example 21 or 22 can optionally include a gate dielectric disposed between the gate electrode and the polarization layer.

In Example 24, the subject matter of any of Examples 21 to 23 can optionally include a portion of the polarization layer which is between the gate electrode and the gallium nitride layer being between about 5nm and 10 nm.

In Example 25, the subject matter of any of Example 21 to 24 can optionally include a crystal transition layer disposed between the gallium nitride layer and the polarization layer.

Having thus described in detail embodiments of the present description, it is understood that the present description defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.

CLAIMS

What is claimed is:

1. An n-channel gallium nitride transistor, comprising:
 - a gallium nitride layer;
 - a source structure and a drain structure formed in the gallium nitride layer;
 - a charge inducing layer comprising a polarization layer extending between the structure and the drain structure;
 - a 2D electron gas within the gallium nitride layer; and
 - a gate electrode extending at least partially into the polarization layer, wherein a thickness of a portion of the polarization layer which is between the gate electrode and the gallium nitride layer is less than about 1nm.
2. The n-channel gallium nitride transistor of claim 1, further comprising a gate dielectric disposed between the gate electrode and the polarization layer.
3. The n-channel gallium nitride transistor of either claim 1 or 2, further comprising a portion of the polarization layer which is not between the gate electrode and the gallium nitride layer is between about 5nm and 10 nm.
4. The n-channel gallium nitride transistor of claim 1, wherein the polarization layer is selected from the group consisting of aluminum gallium nitride, aluminum indium nitride, and indium gallium nitride.
5. The n-channel gallium nitride transistor of claims 1, further including a crystal transition layer disposed between the gallium nitride layer and the polarization layer.
6. The n-channel gallium nitride transistor of claim 5, wherein the crystal transition layer is selected from the group consisting of indium nitride and aluminum nitride.
7. The n-channel gallium nitride transistor of claim 1, further including a gate-to-drain length between about 120nm to about 400nm and a gate-to-source length between about 5nm to about 400nm.

8. The n-channel gallium nitride transistor of claim 7, wherein the gate-to-drain length is greater than the gate-to-source length.
9. A method of forming an n-channel gallium nitride transistor, comprising:
 - forming a gallium nitride layer;
 - forming a charge inducing layer comprising a polarization layer on the gallium nitride layer to form a 2D electron gas within the gallium nitride layer;
 - forming a source structure and a drain structure formed in the gallium nitride layer;
 - forming a recess within the polarization layer between the source structure and the drain structure, wherein a thickness of a portion of the polarization layer which is between the recess and the gallium nitride layer is less than about 1nm;
 - forming asymmetrical dielectric spacers of different widths;
 - forming a gate dielectric within the recess; and
 - forming a gate electrode adjacent the gate dielectric.
10. The method of claim 9, wherein forming the charge inducing layer comprising the polarization layer on the gallium nitride layer comprises forming the charge inducing layer comprising the polarization layer having a thickness of between about 5nm and 10 nm.
11. The method of either claim 9 or 10, wherein forming the charge inducing layer comprises forming the polarization layer selected from the group consisting of aluminum gallium nitride, aluminum indium nitride, and indium gallium nitride.
12. The method of claim 9, further including forming a crystal transition layer between the gallium nitride layer and the polarization layer.
13. The method of claim 12, wherein forming the crystal transition layer comprises forming the crystal transition layer from a material selected from the group consisting of indium nitride and aluminum nitride.
14. The method of claim 9, further including forming a gate-to-drain length between about 120nm to about 400nm and forming a gate-to-source length between about 5nm to about 400nm.

15. The method of claim 14, wherein the gate-to-drain length is greater than the gate-to-source length.
16. A wireless power/charging device transmission module, comprising:
a coil assembly; and
a transmitter, wherein the transmitter includes at least one n-channel gallium nitride transistor, comprising:
a gallium nitride layer;
a source structure and a drain structure formed in the gallium nitride layer;
a charge inducing layer comprising a polarization layer extending between the structure and the drain structure;
a 2D electron gas within the gallium nitride layer; and
a gate electrode extending at least partially into the polarization layer.
17. The wireless power/charging device transmission module of claim 16, wherein a thickness of a portion of the polarization layer which is between the gate electrode and the gallium nitride layer is less than about 1 nm.
18. The wireless power/charging device transmission module of either claim 16 or 17, further comprising a gate dielectric disposed between the gate electrode and the polarization layer.
19. The wireless power/charging device transmission module of claim 16, further comprising a portion of the polarization layer which is between the gate electrode and the gallium nitride layer is between about 5 nm and 10 nm.
20. The wireless power/charging device transmission module of claim 16, further including a crystal transition layer disposed between the gallium nitride layer and the polarization layer.
21. A wireless power/charging device receiving module, comprising:
a coil assembly;
a rectifier; and

a load unit including a voltage regulator and a battery, wherein the voltage regulator includes at least one n-channel gallium nitride transistor, comprising:

- a gallium nitride layer;
- a source structure and a drain structure formed in the gallium nitride layer;
- a charge inducing layer comprising a polarization layer extending between the structure and the drain structure;
- a 2D electron gas within the gallium nitride layer; and
- a gate electrode extending at least partially into the polarization layer.

22. The wireless power/charging device receiving module of claim 21, wherein a thickness of a portion of the polarization layer which is between the gate electrode and the gallium nitride layer is less than about 1nm.

23. The wireless power/charging device receiving module of either claim 21 or 22, further comprising a gate dielectric disposed between the gate electrode and the polarization layer.

24. The wireless power/charging device receiving module of claim 21, further comprising a portion of the polarization layer which is between the gate electrode and the gallium nitride layer is between about 5nm and 10 nm.

25. The wireless power/charging device receiving module of claim 21, further including a crystal transition layer disposed between the gallium nitride layer and the polarization layer.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13

8/10




FIG. 14




FIG. 15




FIG. 16

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2014/071163**A. CLASSIFICATION OF SUBJECT MATTER****H01L 29/778(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 29/778; H01L 29/737; H01L 29/80; H02J 17/00; H01L 21/335; H01L 21/337

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: transistor, gallium nitride, charging inducing, 2D electron gas, polarization layer

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2010-0270559 A1 (KAZUKI OTA) 28 October 2010	1-6,9-13
Y	See abstract, paragraphs [0003],[0004],[0065]-[0089] and figures 1-8.	7-8,14-25
Y	KR 10-2012-0048244 A (SAMSUNG ELECTRONICS CO., LTD.) 15 May 2012	7-8,14-15
	See abstract, paragraph [0027] and figures 3,4.	
Y	US 2011-0278945 A1 (CHARLES E. WHEATLEY, III et al.) 17 November 2011	16-25
	See abstract, paragraphs [0007],[0037]-[0061], claims 1-6 and figures 1-7.	
A	US 2010-0219452 A1 (STEVEN K. BRIERLEY) 02 September 2010	1-25
	See abstract, claims 1,2 and figure 6.	
A	KR 10-2013-0046249 A (SAMSUNG ELECTRONICS CO., LTD.) 07 May 2013	1-25
	See abstract, paragraphs [0050]-[0076] and figures 1-4.	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

16 September 2015 (16.09.2015)

Date of mailing of the international search report

17 September 2015 (17.09.2015)

Name and mailing address of the ISA/KR


International Application Division
Korean Intellectual Property Office
189 Cheongsu-ro, Seo-gu, Daejeon Metropolitan City, 35208,
Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

KIM, Sung Gon

Telephone No. +82-42-481-8746



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2014/071163

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2010-0270559 A1	28/10/2010	US 8680580 B2 WO 2009-066434 A1	25/03/2014 28/05/2009
KR 10-2012-0048244 A	15/05/2012	US 2012-0112202 A1 US 8569769 B2	10/05/2012 29/10/2013
US 2011-0278945 A1	17/11/2011	CN 102893532 A EP 2569869 A1 JP 2013-532459 A JP 2015-015897 A KR 10-2013-0079424 A WO 2011-143539 A1	23/01/2013 20/03/2013 15/08/2013 22/01/2015 10/07/2013 17/11/2011
US 2010-0219452 A1	02/09/2010	WO 2010-099065 A1	02/09/2010
KR 10-2013-0046249 A	07/05/2013	CN 103094334 A JP 2013-098556 A US 2013-0105863 A1 US 9000485 B2	08/05/2013 20/05/2013 02/05/2013 07/04/2015