

(19) (KR)
 (12) (B1)

(51) . Int. Cl. ⁷ G06F 13/00	(45) (11) (24)	2004 09 16 10-0448905 2004 09 06
(21) 10-2002-0044638 (22) 2002 07 29	(65) (43)	10-2004-0011657 2004 02 11

(73) 416

(72) 142 814-1802

516/206

(74)

(54)

; ; ; ;
 1 1 2

2		
3A	3B	
4	2	
5	4	
6	2	
7		2
8	9	4
10	11	4

가

(PDA), (ROM)	(booting) (Mobile phone)	(set top box)	(NOR) (refresh)
가			가

가	가(cost-effective)	가	(DRAM)
가			가

5,535,357(Dov Moral et al.; 'Flash
memory system providing both BIOS and user storage capability')

(BIOS)	가	(intercept)	8	(emulation)	9	1	2	9
BS(1) (mapping) (operating system)	OS		3	4	FS(0)	1	8	
	4	FS,	4	BS,	4	OS		UD
가	BS			가	8	가	(intercept)	가

d) (interleave program)

The diagram illustrates the timing sequence for interleaved memory access across four memory banks (3A, 3B, 4A, 4B). The address bus (A) is 28 bits wide, and the data bus (D) is 10 bits wide. The timing is measured in microseconds (μs).

- Address Generation:** Address (A) is generated by the CPU and sent to all four memory banks.
- Word Selection:** The address is latched at time 0. The word enable signal (WE) is asserted at time 10 μs. The word select signal (WS) is asserted at time 20 μs. The word size is 8 bits.
- Byte Extraction:** The byte enable signal (BE) is asserted at time 11 μs. The byte size is 1 bit. The data is sampled at time 21 μs.
- Latency:** The latency for each bank is 11 μs. The total latency for the interleaved access is 44 μs (11 μs per bank * 4 banks).
- Configuration:** Configuration signals (S31-S38) are asserted during the access cycle. S31 and S32 are asserted at time 20 μs. S33 and S34 are asserted at time 21 μs. S35 is asserted at time 23 μs. S36 and S37 are asserted at time 24 μs. S38 is asserted at time 25 μs.
- Load:** The data is loaded into the CPU at time 26 μs.
- Pipelining:** The next access begins at time 27 μs, and the data is loaded at time 28 μs.
- Configuration (S41-S48):** Configuration signals S41-S48 are asserted during the pipeline stage. S41 and S42 are asserted at time 20 μs. S43 is asserted at time 21 μs. S44 and S45 are asserted at time 22 μs. S46 is asserted at time 23 μs. S47 and S48 are asserted at time 24 μs.
- LPn and PCAn:** LPn and PCAn values are asserted during the configuration stage. LPn values (LPn, LPn+1, LPn+2) are asserted at time 20 μs. PCAn values (PCAn, PCAn+1, PCAn+2) are asserted at time 21 μs. Pn values (Pn, Pn+1, Pn+2) are asserted at time 22 μs.

,
가
,

가
,

(57)

1.

1

;

1

2

2.

1

가:

1

;

;

;

;

;

,

2

3.

2

가

가

가

4.

2

3

가

,

5.

4

,

;

1 ;

2 ;

3 ;

,

4

6.

5

,

;

5

;

5

7.

1 , 2 ; 1 , 2 ; ; ; ;

9. 7 , 가 가 가

10. 7 9 ,
가

13. 가 가 1

16. 가 3
‘ ,’ 가


가


1 ;
2
3

18.


17



가






3a







5




6







8



9



10



11

